Analysis of Implicit Type Pulse Triggered Flip Flop
Abstract: In this paper, analysis of the pulse triggered flip flop is done. We compare the several styles of implicit type pulse triggered flip flop. In order to reduce the power consumption, conditional enhancement technique is used which speed-up the discharge path along the critical path. This was confirmed by simulation using 90nm technology, 1.0V power supply and clock frequency of 500MHz
Keywords: Low Power, Pulse Triggered, flip flop
How to Cite?: Richa Srivastav, Dinesh Chandra, Sumit Khandelwal, "Analysis of Implicit Type Pulse Triggered Flip Flop", Volume 4 Issue 3, March 2015, International Journal of Science and Research (IJSR), Pages: 2158-2160, https://www.ijsr.net/getabstract.php?paperid=SUB152635, DOI: https://dx.doi.org/10.21275/SUB152635