International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 2 | Views: 85 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project | Electronics & Communication Engineering | India | Volume 10 Issue 9, September 2021

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M | Dr. Kiran V [3]

Abstract: Multilplication has turned out to be an important operation in many DSP based applications and processors. The design for an area efficient, high speed and low power circuits are the prime objective for most of the VLSI circuits today. This paper presents a design for the implementation of 256 x 256 vedic multiplier. The design was carried out by designing the vedic multiplier for lower bits and by designing adders required for the design. The design was synthesized and delay was tabulated for varios vedic multipliers. The tool used in achieving this is Vivado.

Keywords: Urdhva Tiryagbhyam, Vedic mathematics, Vedic multiplier, Verilog

Edition: Volume 10 Issue 9, September 2021,

Pages: 122 - 125

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait