Downloads: 4 | Views: 249 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers | Electronics & Communication Engineering | India | Volume 11 Issue 4, April 2022 | Popularity: 4.7 / 10

Rate This Article!      

Review for Design Considerations of SAR ADC in CMOS 32 NM Technology

Monu Thool, Dr. Girish D. Korde, Prof. Anant W. Hinganikar

Abstract: Analog-to-Digital Converters (ADCs) are key components for the design of power limited systems, in order to keep the power consumption as low as possible. Among all ADCs, Successive Approximation Register (SAR) ADCs are mostly used due to their simpler structure, fewer analog blocks, smaller area, and lower power consumption. This review paper is focuses on a study to summarize developments in SAR based ADC. It also focuses on the new CMOS 32nm technology and on some major designing components, parameters like area, power, current and techniques analysis like parametric, delays, speed critical paths and cross talks while designing a SAR ADC.

Keywords: ADC, SAR, CMOS 32nm Technology, Low power, comparator, sample-and-hold

Edition: Volume 11 Issue 4, April 2022

Pages: 516 - 519

DOI: https://www.doi.org/10.21275/SR22405181953

Make Sure to Disable the Pop-Up Blocker of Web Browser

Click to Cite this Article

Similar Articles