Downloads: 125
Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015
A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)
Mahendra Kumar Lariya | D. K. Mishra [2]
Abstract: This paper proposes a new low power and low area 4x4 array multiplier designed using modified Gate diffusion Input (GDI) technique. By using GDI cell, the transistor count is greatly reduced. Basic GDI technique shows a drawback of low voltage swing at output which prevents it for use in multiple stage circuits efficiently. We have used modified GDI technique which shows full swing output and hence can be used in multistage circuits. The whole design is made and simulated in 180nm UMC technology at a supply voltage of 1.8V using Cadence Virtuoso Environment.
Keywords: Array Multiplier, Gate Diffusion Input GDI, Full Adder, CMOS logic, Power, Delay
Edition: Volume 4 Issue 8, August 2015,
Pages: 259 - 263
Similar Articles with Keyword 'Array Multiplier'
Downloads: 107
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 943 - 949Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh | Hardeep Singh [3]
Downloads: 114 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 741 - 743Digital Multipliers: A Review
Jyoti Sharma [12] | Sachin Kumar [15]