Views: 134 , Downloads: 104 | CTR: 78 % | Weekly Popularity: ⮙2
Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 9, September 2014
Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
Due to rapid growth of portable electronic systems like laptop, calculator, mobile etc. and the low power devices have become very important in today world. Multiplier is the important arithmetic unit in Microprocessors and DSPs and also has a major source of power dissipation. To reduce the power dissipation is the important key to satisfy the power budget of various circuits. This paper elaborates the array multiplier and tree multiplier through different logic styles. In this the fundamental units to design a multiplier are adders. The various types of adders used in this paper are Complimentary Pass transistor Logic (CPL), Double Pass transistor Logic (DPL) and Conventional Static CMOS (CSL) Logic design styles using the 350nm and 180nm technologies at different supply voltages. The main objective of our work is to analysis the CMOS Multipliers in terms of Propagation delay and Power dissipation and Transistor count of 4x4 multipliers. The design of full adder for low power is obtained and the low power units are implemented on the array multiplier and tree multiplier and the results are analyzed for better performance. The designs are done with the help of TANNER S-EDIT tool and are simulated using T-SPICE.
Keywords: Array Multipliers, Full adder, CMOS, CPL, DPL
Edition: Volume 3 Issue 9, September 2014
Pages: 943 - 949
How to Cite this Article?
Jagmeet Singh, Hardeep Singh, "Design and Analysis of CMOS Multipliers at 180nm and 350nm", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SEP14250, Volume 3 Issue 9, September 2014, 943 - 949
134 PDF Views | 104 PDF Downloads
Similar Articles with Keyword 'Array Multipliers'
Views: 134 , Downloads: 104 | CTR: 78 % | Weekly Popularity: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 943 - 949Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
Views: 129 , Downloads: 112 | CTR: 87 % | Weekly Popularity: ⮙1
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 741 - 743Digital Multipliers: A Review
Jyoti Sharma, Sachin Kumar
Views: 128 , Downloads: 112 | CTR: 88 % | Weekly Popularity: ⮙6
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 993 - 996Digital Signal Processing Applications using Multiplier Technique in Fixed Point Arithmetic
V. Indhumaraghathavalli, S. Rajan
Similar Articles with Keyword 'Full adder'
Views: 134 , Downloads: 104 | CTR: 78 % | Weekly Popularity: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 943 - 949Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
Views: 125 , Downloads: 105 | CTR: 84 % | Weekly Popularity: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 2276 - 2280Implementation and Comparison of Tree Multiplier using Different Circuit Techniques
Subhag Yadav, Vipul Bhatnagar
Views: 133 , Downloads: 105 | CTR: 79 % | Weekly Popularity: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2827 - 2831Analysis of Modified Hybrid Full Adder with High Speed
Jigyasa, Kumar Saurabh
Views: 138 , Downloads: 107 | CTR: 78 % | Weekly Popularity: ⮙1
Comparative Studies, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 764 - 767Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology
Umashankar Dhepra, Rajkumar Gehlot
Views: 126 , Downloads: 107 | CTR: 85 % | Weekly Popularity: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 2383 - 2388Design and Analysis of Dynamic Current Mode Full Adder with reduced Power and Delay
Dr. S.R.P. Sinha, Namita Tiwari
Similar Articles with Keyword 'CMOS'
Views: 182 , Downloads: 90 | CTR: 49 % | Weekly Popularity: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 481 - 483Communication of Multi Mobile-Robots Based On ZigBee Network
Taskeen Sultana, Zeenath
Views: 122 , Downloads: 97 | CTR: 80 % | Weekly Popularity: ⮙1
Research Paper, Electronics & Communication Engineering, Sudan, Volume 3 Issue 7, July 2014
Pages: 1756 - 1759Verification of a Readout Design for Multiple Energy Discrimination working in Single Photon Processing Pixel Array
Suliman Abdalla, Bengt Oelmman, Amin Babiker
Views: 140 , Downloads: 101 | CTR: 72 %
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1597 - 1602Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power
Vema Vishnu Priya, G.Ramesh
Views: 128 , Downloads: 102 | CTR: 80 % | Weekly Popularity: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1404 - 1408Design and Simulation of Low Dropout Regulator
Chaitra S Kumar, K Sujatha
Views: 137 , Downloads: 103 | CTR: 75 % | Weekly Popularity: ⮙4
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 671 - 674A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology
Bharti D.Chaudhari, Priyesh P. Gandhi
Similar Articles with Keyword 'CPL'
Views: 143 , Downloads: 100 | CTR: 70 % | Weekly Popularity: ⮙3
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1489 - 1492Review on Design of PWM Controller Using FPGA
Sneha Kirnapure, Vijay R. Wadhankar
Views: 134 , Downloads: 104 | CTR: 78 % | Weekly Popularity: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 943 - 949Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
Views: 125 , Downloads: 105 | CTR: 84 % | Weekly Popularity: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 2276 - 2280Implementation and Comparison of Tree Multiplier using Different Circuit Techniques
Subhag Yadav, Vipul Bhatnagar
Views: 124 , Downloads: 105 | CTR: 85 % | Weekly Popularity: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 2177 - 2182Development of Wireless RGB LED PWM Controller on Low Cost CPLD
Kamal Kant Sharma, Vipin Kumar Gupta
Views: 119 , Downloads: 111 | CTR: 93 % | Weekly Popularity: ⮙4
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1194 - 1199VLSI based Fuzzy Logic Static Voltage Regulation System
Vibha Sharma, Vipin Kumar Gupta
Similar Articles with Keyword 'DPL'
Views: 134 , Downloads: 104 | CTR: 78 % | Weekly Popularity: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 943 - 949Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
Views: 125 , Downloads: 105 | CTR: 84 % | Weekly Popularity: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 2276 - 2280Implementation and Comparison of Tree Multiplier using Different Circuit Techniques
Subhag Yadav, Vipul Bhatnagar
Views: 128 , Downloads: 119 | CTR: 93 % | Weekly Popularity: ⮙4
Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 4, April 2017
Pages: 1915 - 1919Low-Power and High?Performance Design Techniques for CMOS 4-bit ALU by using CPL, DPL, DVL
Jagruty Naik