Downloads: 106
Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 9, September 2014
Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
Due to rapid growth of portable electronic systems like laptop, calculator, mobile etc. and the low power devices have become very important in today world. Multiplier is the important arithmetic unit in Microprocessors and DSPs and also has a major source of power dissipation. To reduce the power dissipation is the important key to satisfy the power budget of various circuits. This paper elaborates the array multiplier and tree multiplier through different logic styles. In this the fundamental units to design a multiplier are adders. The various types of adders used in this paper are Complimentary Pass transistor Logic (CPL), Double Pass transistor Logic (DPL) and Conventional Static CMOS (CSL) Logic design styles using the 350nm and 180nm technologies at different supply voltages. The main objective of our work is to analysis the CMOS Multipliers in terms of Propagation delay and Power dissipation and Transistor count of 4x4 multipliers. The design of full adder for low power is obtained and the low power units are implemented on the array multiplier and tree multiplier and the results are analyzed for better performance. The designs are done with the help of TANNER S-EDIT tool and are simulated using T-SPICE.
Keywords: Array Multipliers, Full adder, CMOS, CPL, DPL
Edition: Volume 3 Issue 9, September 2014
Pages: 943 - 949
How to Cite this Article?
Jagmeet Singh, Hardeep Singh, "Design and Analysis of CMOS Multipliers at 180nm and 350nm", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SEP14250, Volume 3 Issue 9, September 2014, 943 - 949
Similar Articles with Keyword 'Array Multipliers'
Downloads: 113
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 741 - 743Digital Multipliers: A Review
Jyoti Sharma, Sachin Kumar
Downloads: 115
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 993 - 996Digital Signal Processing Applications using Multiplier Technique in Fixed Point Arithmetic
V. Indhumaraghathavalli, S. Rajan
Similar Articles with Keyword 'Full adder'
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 107
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 2276 - 2280Implementation and Comparison of Tree Multiplier using Different Circuit Techniques
Subhag Yadav, Vipul Bhatnagar
Similar Articles with Keyword 'CMOS'
Downloads: 0
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 6, June 2021
Pages: 1505 - 1508Design of Two Stage CMOS Operational Amplifier
Rahul Kumar
Downloads: 94
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 481 - 483Communication of Multi Mobile-Robots Based On ZigBee Network
Taskeen Sultana, Zeenath
Similar Articles with Keyword 'CPL'
Downloads: 106
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 2177 - 2182Development of Wireless RGB LED PWM Controller on Low Cost CPLD
Kamal Kant Sharma, Vipin Kumar Gupta
Downloads: 106
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1489 - 1492Review on Design of PWM Controller Using FPGA
Sneha Kirnapure, Vijay R. Wadhankar
Similar Articles with Keyword 'DPL'
Downloads: 107
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 2276 - 2280Implementation and Comparison of Tree Multiplier using Different Circuit Techniques
Subhag Yadav, Vipul Bhatnagar
Downloads: 119
Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 4, April 2017
Pages: 1915 - 1919Low-Power and High?Performance Design Techniques for CMOS 4-bit ALU by using CPL, DPL, DVL
Jagruty Naik
Similar Articles with Keyword 'Array'
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 97
Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020
Pages: 267 - 270Self Powered Nanopiezoelectric Device Based on ZnO Nanorod Array on Flexible Conjugated Copolymer Hybrid
Elsa Sneha Thomas
Similar Articles with Keyword 'Multipliers'
Downloads: 98 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3033 - 3036FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Chaithra M. R., Yashwanth N
Downloads: 103
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014
Pages: 2286 - 2288A Review on Reversible Logic Gate Multipliers
Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna
Similar Articles with Keyword 'Full'
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 99
Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2313 - 2315Review of Fully Reused VLSI Architecture of Channel Encoding Using SOLS Technique for DSRC Applications
Supriya S. Garade, P. R. Badadapure
Similar Articles with Keyword 'adder'
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 61 | Monthly Hits: ⮙1
Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020
Pages: 1042 - 1046Renovated 32 Bit ALU Using Hybrid Techniques
Manju Davis, Uma N