Design and Analysis of CMOS Multipliers at 180nm and 350nm
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 106

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 9, September 2014

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Due to rapid growth of portable electronic systems like laptop, calculator, mobile etc. and the low power devices have become very important in today world. Multiplier is the important arithmetic unit in Microprocessors and DSPs and also has a major source of power dissipation. To reduce the power dissipation is the important key to satisfy the power budget of various circuits. This paper elaborates the array multiplier and tree multiplier through different logic styles. In this the fundamental units to design a multiplier are adders. The various types of adders used in this paper are Complimentary Pass transistor Logic (CPL), Double Pass transistor Logic (DPL) and Conventional Static CMOS (CSL) Logic design styles using the 350nm and 180nm technologies at different supply voltages. The main objective of our work is to analysis the CMOS Multipliers in terms of Propagation delay and Power dissipation and Transistor count of 4x4 multipliers. The design of full adder for low power is obtained and the low power units are implemented on the array multiplier and tree multiplier and the results are analyzed for better performance. The designs are done with the help of TANNER S-EDIT tool and are simulated using T-SPICE.

Keywords: Array Multipliers, Full adder, CMOS, CPL, DPL

Edition: Volume 3 Issue 9, September 2014

Pages: 943 - 949

Share this Article

How to Cite this Article?

Jagmeet Singh, Hardeep Singh, "Design and Analysis of CMOS Multipliers at 180nm and 350nm", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SEP14250, Volume 3 Issue 9, September 2014, 943 - 949

Enter Your Email Address




Similar Articles with Keyword 'Array Multipliers'

Downloads: 113

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 741 - 743

Digital Multipliers: A Review

Jyoti Sharma, Sachin Kumar

Share this Article

Downloads: 115

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 993 - 996

Digital Signal Processing Applications using Multiplier Technique in Fixed Point Arithmetic

V. Indhumaraghathavalli, S. Rajan

Share this Article

Similar Articles with Keyword 'Full adder'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2276 - 2280

Implementation and Comparison of Tree Multiplier using Different Circuit Techniques

Subhag Yadav, Vipul Bhatnagar

Share this Article

Similar Articles with Keyword 'CMOS'

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 6, June 2021

Pages: 1505 - 1508

Design of Two Stage CMOS Operational Amplifier

Rahul Kumar

Share this Article

Downloads: 94

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 481 - 483

Communication of Multi Mobile-Robots Based On ZigBee Network

Taskeen Sultana, Zeenath

Share this Article

Similar Articles with Keyword 'CPL'

Downloads: 106

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2177 - 2182

Development of Wireless RGB LED PWM Controller on Low Cost CPLD

Kamal Kant Sharma, Vipin Kumar Gupta

Share this Article

Downloads: 106

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1489 - 1492

Review on Design of PWM Controller Using FPGA

Sneha Kirnapure, Vijay R. Wadhankar

Share this Article

Similar Articles with Keyword 'DPL'

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2276 - 2280

Implementation and Comparison of Tree Multiplier using Different Circuit Techniques

Subhag Yadav, Vipul Bhatnagar

Share this Article

Downloads: 119

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 4, April 2017

Pages: 1915 - 1919

Low-Power and High?Performance Design Techniques for CMOS 4-bit ALU by using CPL, DPL, DVL

Jagruty Naik

Share this Article

Similar Articles with Keyword 'Array'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 97

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 267 - 270

Self Powered Nanopiezoelectric Device Based on ZnO Nanorod Array on Flexible Conjugated Copolymer Hybrid

Elsa Sneha Thomas

Share this Article

Similar Articles with Keyword 'Multipliers'

Downloads: 98 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Downloads: 103

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Similar Articles with Keyword 'Full'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 99

Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2313 - 2315

Review of Fully Reused VLSI Architecture of Channel Encoding Using SOLS Technique for DSRC Applications

Supriya S. Garade, P. R. Badadapure

Share this Article

Similar Articles with Keyword 'adder'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 61 | Monthly Hits: ⮙1

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article



Top