International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Review Papers | Electronics & Communication Engineering | India | Volume 3 Issue 6, June 2014

Digital Multipliers: A Review

Jyoti Sharma, Sachin Kumar

Multiplication is one of the basic functions used in digital signal processing (DSP). Hardware resources and processing time required by it are more than addition and subtraction. There are two kinds of multiplication algorithms; serial multiplication algorithms and parallel Multiplication algorithms. Serial multiplication algorithms use sequential circuits with feedbacks. Parallel multiplication algorithms often use combinational circuits; and do not contain feedback structures. This paper presents various multiplier architectures. Multiplier architectures fall generally into two categories i.e.; tree multipliers and array multipliers. Tree multipliers add as many partial products in parallel as possible and therefore; are very high performance architectures. Multiplication operation involves generation of partial products and their accumulation. The speed of multiplication can be increased by reducing the number of partial products.

Keywords: Architecture, Digital system, Hardware, Logic functions, Propagation delay, Sequentially

Edition: Volume 3 Issue 6, June 2014

Pages: 741 - 743


How to Cite this Article?

Jyoti Sharma, Sachin Kumar, "Digital Multipliers: A Review", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=201483, Volume 3 Issue 6, June 2014, 741 - 743

26 PDF Views | 29 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Architecture'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2023 - 2026

12Bit, 80MHz, 230mW Pipeline ADC using 3Bit Flash ADC

Himanshu Raj Pashine, Jayanthi K Murthy

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 1064 - 1068

A Novel Architecture for High Quality Random Number Generation based on Enhanced WELL Method

Harigovind, Vinoj P.G.

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2313 - 2315

Review of Fully Reused VLSI Architecture of Channel Encoding Using SOLS Technique for DSRC Applications

Supriya S. Garade, P. R. Badadapure

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 2198 - 2205

Project (HIDA)-High Speed Communication Interface for Distributed Avionics Design of Switching Software for the Implementation AFDX Protocol

J. Victor Paul

Share this article



Similar Articles with Keyword 'Digital system'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1294 - 1297

Weighted Random Pattern Generator by Using BIST

Rajni Gajendra, Rahul Gedam

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2799 - 2802

Analysis of Low Power Pulse Triggered Flip Flop

Deepika Goyal

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 4, April 2017

Pages: 1346 - 1349

IoT Based Smart Water Meters and Tap Leakage Detection

Prof. S.B. Idhate, Tejeet Magar, Shatrughan Kamble, Shubham Khese

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1346 - 1349

Razor Based Low-Power Multiplier with Variable Latency Design

Sagar Latti, T C Thanuja

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2242 - 2245

Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA

Shaik Meerabi, Krishna Prasad Satamraju

Share this article



Similar Articles with Keyword 'Hardware'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1753 - 1758

Efficient Pipelined FPGA Implementation of Steerable Gaussian Smoothing Filter

Shraddha Barbole, Dr. Sanjeevani Shah

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2466 - 2468

Review on Hardware-in-Loop Simulation used to Advance Design Efficiency and Test Competency

Prajakta Patil, Snehal Bhosale

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 295 - 300

Rotation and Scale Invariant Intrusion Detection for Security Systems

Rupali N. Wadekar, Dr. M. S. Nagmode

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2313 - 2315

Review of Fully Reused VLSI Architecture of Channel Encoding Using SOLS Technique for DSRC Applications

Supriya S. Garade, P. R. Badadapure

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 2198 - 2205

Project (HIDA)-High Speed Communication Interface for Distributed Avionics Design of Switching Software for the Implementation AFDX Protocol

J. Victor Paul

Share this article



Similar Articles with Keyword 'Logic functions'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 946 - 949

Checkbit Prediction for Logic Functions By Using Dong's Code Method

Dinesh Babu.N, Ramani.G

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 741 - 743

Digital Multipliers: A Review

Jyoti Sharma, Sachin Kumar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 643 - 647

6-Bit Flash ADC for High speed Applications

N. Bharat Kumar Reddy, Sri D. Sharath Babu Rao

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1205 - 1210

A Novel Low power and Area Efficient Carry-Lookahead Adder Using MOD-GDI Technique

Pinninti Kishore, P. V. Sridevi, K. Babulu, K.S Pradeep Chandra

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 983 - 987

VLSI Design and FPGA Implementation of N Binary Multiplier Using N-1 Binary Multipliers

L. Keerthana, M. Nisha Angeline

Share this article



Similar Articles with Keyword 'Propagation delay'

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2277 - 2280

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Avinash Singh, Dr. Subodh Wairya

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1631 - 1635

Energy Efficient Cooperative Relay Network Design

Azhar Hussain Khan, G. Prapulla

Share this article

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 8, August 2016

Pages: 1586 - 1590

Comparative Analysis of D Flip-Flops in Terms of Propagation Delay

Anu Samanta, Madhu Sudan Das

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 901 - 904

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy, P. R. Indurkar, D. M. Khatri

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this article



Similar Articles with Keyword 'Sequentially'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1332 - 1335

Low Power Self-Timed TCAM Based on Overlapped Search Mechanism with IP Filter Implementation

Jerrin Paul M, Hazel Elsa John

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 741 - 743

Digital Multipliers: A Review

Jyoti Sharma, Sachin Kumar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 83 - 86

Data Hiding Method Using Adaptive Pixel Pair Matching

Shaikh Salman, Prof. S. R. Kinge

Share this article
Top