International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 107 | Monthly Hits: ⮙1

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 12, December 2014


Design Method for Nearly Linear-Phase IIR Filters Using Constrained Optimization

Vamsee Krishna.A | A. K. Jagadish Kumar


Abstract: The group delay deviation is minimized under the constraint that passband ripple and stopband are within the prescribed specifications and an applicable group delay can be achieved. By representing the filter in terms of a cascade of second-order sections, a non-restrictive stability constraint characterized by a set of linear inequality constraints can be incorporated in the optimization algorithm. Experimental results show that filters designed using the proposed method have much lower group-delay deviation for the same passband ripple and stopband attenuation when compared with corresponding filters designed with several state-of-the-art competing methods.


Keywords: Delay equalization of filters, design of filters by optimization, IIR filter design, nearly linear-phase filters


Edition: Volume 3 Issue 12, December 2014,


Pages: 617 - 621


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Vamsee Krishna.A, A. K. Jagadish Kumar, "Design Method for Nearly Linear-Phase IIR Filters Using Constrained Optimization", International Journal of Science and Research (IJSR), Volume 3 Issue 12, December 2014, pp. 617-621, https://www.ijsr.net/get_abstract.php?paper_id=SUB14426

Similar Articles with Keyword 'Delay'

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi [4]

Share this Article

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M | Dr. Kiran V [4]

Share this Article
Top