International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064


Downloads: 1

Research Paper | Electronics & Communication Engineering | India | Volume 10 Issue 7, July 2021


Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi [2]


Abstract: Multiplier plays key role in Digital Signal Processing and FPGA based applications, as it consumes more power and area compared other devices. In DSP and FPGA based applications power, speed and area all are important parameters and all depend on multiplier which in turn depends on adders. So, by implementing adders we can reduce the delay. Pyramidal adders are used which uses half-adder and full-adder to increase the speed and to reduce the number of gates used in the multiplier, but delay is not decreased significantly. If we modify the Pyramidal adder with XNOR?s and MUX instead of normal half-adder and full-adder, such pyramidal adder uses less gates and delay is reduced compared normal 16-bit adder. The use of XNOR?s and MUX in Pyramidal adder reduces delay, as the MUX function is only select the output among inputs. The use such pyramidal adder in multiplier delay can be decreased greatly. Modified full adder sum and carry values are same as normal full adder but the transistor topology is different.


Keywords: multiplexer, MUX, half-adder HA, full-adder, FA, field programmable gate array, FPGA, digital signal processing, DSP


Edition: Volume 10 Issue 7, July 2021,


Pages: 1498 - 1500


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Telagamalla Gopi, "Design of Efficient Braun Multiplier for Arithmetic Applications", International Journal of Science and Research (IJSR), Volume 10 Issue 7, July 2021, pp. 1498-1500, https://www.ijsr.net/get_abstract.php?paper_id=SR21726074026

Similar Articles with Keyword 'multiplexer'

Downloads: 3 | Weekly Hits: ⮙2 | Monthly Hits: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 10, October 2022

Pages: 59 - 62

Implementation of Low Power Multiplier for High Speed Arithmetic Applications

Kishor Kanaparthi

Share this Article

Downloads: 109

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1543 - 1546

Review of Different Types of Power Efficient Flash Type ADC

Ashish Kumar [23] | Deepak Mehra [2]

Share this Article
Top