International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064

Downloads: 1

Research Paper | Electronics & Communication Engineering | India | Volume 10 Issue 7, July 2021

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Multiplier plays key role in Digital Signal Processing and FPGA based applications, as it consumes more power and area compared other devices. In DSP and FPGA based applications power, speed and area all are important parameters and all depend on multiplier which in turn depends on adders. So, by implementing adders we can reduce the delay. Pyramidal adders are used which uses half-adder and full-adder to increase the speed and to reduce the number of gates used in the multiplier, but delay is not decreased significantly. If we modify the Pyramidal adder with XNOR?s and MUX instead of normal half-adder and full-adder, such pyramidal adder uses less gates and delay is reduced compared normal 16-bit adder. The use of XNOR?s and MUX in Pyramidal adder reduces delay, as the MUX function is only select the output among inputs. The use such pyramidal adder in multiplier delay can be decreased greatly. Modified full adder sum and carry values are same as normal full adder but the transistor topology is different.

Keywords: multiplexer, MUX, half-adder HA, full-adder, FA, field programmable gate array, FPGA, digital signal processing, DSP

Edition: Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Share this Article

How to Cite this Article?

Telagamalla Gopi, "Design of Efficient Braun Multiplier for Arithmetic Applications", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SR21726074026, Volume 10 Issue 7, July 2021, 1498 - 1500

Enter Your Email Address


Similar Articles with Keyword 'multiplexer'

Downloads: 109

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1543 - 1546

Review of Different Types of Power Efficient Flash Type ADC

Ashish Kumar, Deepak Mehra

Share this Article

Downloads: 111

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 7, July 2017

Pages: 1872 - 1877

Scan Insertion on Multi Clock Design in Modern SOC's

K. Ramini, B. Bhavani

Share this Article

Similar Articles with Keyword 'MUX'

Downloads: 111

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 7, July 2017

Pages: 1872 - 1877

Scan Insertion on Multi Clock Design in Modern SOC's

K. Ramini, B. Bhavani

Share this Article

Downloads: 116

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2933 - 2937

Design and Analysis of Low Power High Speed Area Efficient Multipliers using Compressors on FPGA

Ch. Naga Srinivasa Rao, K. V. B. Chandra Sekhar Rao

Share this Article

Similar Articles with Keyword 'FA'

Downloads: 0

Review Papers, Electronics & Communication Engineering, India, Volume 10 Issue 4, April 2021

Pages: 1349 - 1355

Review on CNN based Sign Language Recognition Methods

Akash Vijayan, Sajeena .A

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 8, August 2021

Pages: 509 - 513

A CNN Based Embedded System for Improved Face Recognition

Sowmya .R, J. Jhansi

Share this Article

Similar Articles with Keyword 'field programmable gate array'

Downloads: 103

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

Downloads: 104

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Similar Articles with Keyword 'FPGA'

Downloads: 134

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 53

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 143 - 150

VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem

Ragi R G, Jayaraj U Kidav, Roshith K

Share this Article

Similar Articles with Keyword 'digital signal processing'

Downloads: 104

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani, Sachin Kumar

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1743 - 1747

An Advanced Low Complexity Adaptive Filter for Echo Cancellation

Deepak Sharma, Nidhi Sharma

Share this Article

Similar Articles with Keyword 'DSP'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 100

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this Article
Top