Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Student Project | Electronics & Communication Engineering | India | Volume 10 Issue 9, September 2021
Design of 256 x 256 bit Vedic Multiplier
Aishwarya K M | Dr. Kiran V [3]
Abstract: Multilplication has turned out to be an important operation in many DSP based applications and processors. The design for an area efficient, high speed and low power circuits are the prime objective for most of the VLSI circuits today. This paper presents a design for the implementation of 256 x 256 vedic multiplier. The design was carried out by designing the vedic multiplier for lower bits and by designing adders required for the design. The design was synthesized and delay was tabulated for varios vedic multipliers. The tool used in achieving this is Vivado.
Keywords: Urdhva Tiryagbhyam, Vedic mathematics, Vedic multiplier, Verilog
Edition: Volume 10 Issue 9, September 2021,
Pages: 122 - 125
Similar Articles with Keyword 'Urdhva Tiryagbhyam'
Downloads: 114
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1321 - 1324A Hierarchical Design of 32-bit Vedic Multiplier
Arpita S. Likhitkar | M. N. Thakare | S. R. Vaidya [2]
Downloads: 130
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 12, December 2016
Pages: 239 - 242Design and Implementation of 16 X 16 High speed Vedic multiplier using Brent Kung Adder
Nidhi Singh [4] | Mohit Singh [4]