International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 136

Review Papers | Electronics & Communication Engineering | India | Volume 5 Issue 3, March 2016


A Review: FPGA Implementation of Reconfigurable Digital FIR Filter

Pradnya D. Shahare | Samrat S. Thorat


Abstract: This brief presents, the different methods namely conversion based approaches and memory based methods for implementation of FIR filter. It also presents an efficient implementation of Finite Impulse Response Filter (FIR) using Distributed Arithmetic (DA) architecture. The distributed arithmetic is an area efficient technique of FIR filter implementation. The existing methods have used MAC units, which need more hardware, area and power. The multipliers in FIR filter are replaced with multiplier less DA based technique. The DA based technique consists of Look Up Table (LUT), shift registers and scaling accumulator. Replacing MAC with LUT-Based DA algorithm is having power, efficiency and less area usage. With the reduction of hardware in terms of multipliers, our goal is to reduce the parameters namely, hardware, area and power.


Keywords: RAM based LUT, Distributed Arithmetic, Conversion based approach, Field Programmable Gate Array, FIR Filter


Edition: Volume 5 Issue 3, March 2016,


Pages: 539 - 542


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Pradnya D. Shahare, Samrat S. Thorat, "A Review: FPGA Implementation of Reconfigurable Digital FIR Filter", International Journal of Science and Research (IJSR), Volume 5 Issue 3, March 2016, pp. 539-542, https://www.ijsr.net/get_abstract.php?paper_id=NOV161872

Similar Articles with Keyword 'Distributed Arithmetic'

Downloads: 118

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2195 - 2198

FFT with Minimum Hardware Utilization and Latency Using NEDA

Deepaa S S | Sheela Devi Aswathy Chandran [2]

Share this Article

Downloads: 119

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1397 - 1401

Distributive Arithmetic Formulation For An Optimized Adaptive Filter Design

Ashly Babu | Ajeesh A.V. [2]

Share this Article
Top