FFT with Minimum Hardware Utilization and Latency Using NEDA
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015

FFT with Minimum Hardware Utilization and Latency Using NEDA

Deepaa S S, Sheela Devi Aswathy Chandran

New Distributed Arithmetic (NEDA) technique is being used in many digital signal processing systems that require MAC (multiply and accumulate) units. FFT (Fast Fourier Transform) is a method for computing the DFT with reduced number of computations. Distributed arithmetic technique is used to implement the sum of product terms and this technique uses ROM, Adder and Shifter for the purpose of implementation, but in NEDA technique only Adder and Shifter is used. So, the size of the architecture is reduced with respect to Distributed arithmetic technique, and thus the speed and throughput of the architecture is enhanced. The advantages of this method are reduced hardware and improved latency. The advantage of using Radix-4 algorithm is that it retains the simplicity of Radix-2 algorithm and gives the output with lesser complexity. Design of FFT using NEDA improves performance of the system in terms of speed, power and area. The VHDL language is used for coding, synthesis can be done by means of Xilinx-ISE and Model-Sim can be used for simulation.

Keywords: COrdinate Rotation DIgital Computer CORDIC, Distributed Arithmetic DA, Discrete Fourier Transform DFT, Fast Fourier Transform FFT, Multiply and Accumulate Unit MAC, New Distributed Arithmetic NEDA, Radix-4

Edition: Volume 4 Issue 2, February 2015

Pages: 2195 - 2198

Share this Article

How to Cite this Article?

Deepaa S S, Sheela Devi Aswathy Chandran, "FFT with Minimum Hardware Utilization and Latency Using NEDA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB151618, Volume 4 Issue 2, February 2015, 2195 - 2198

99 PDF Views | 88 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Distributed Arithmetic DA'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2195 - 2198

FFT with Minimum Hardware Utilization and Latency Using NEDA

Deepaa S S, Sheela Devi Aswathy Chandran

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1397 - 1401

Distributive Arithmetic Formulation For An Optimized Adaptive Filter Design

Ashly Babu, Ajeesh A.V.

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 450 - 455

Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method

M. Backia Lakshmi, D. Sellathambi

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 7, July 2016

Pages: 450 - 454

Design of Reconfigurable Digital Filter Bank for Hearing Aid

Sneha Raj, Athira Shaji

Share this Article

Similar Articles with Keyword 'Fast Fourier Transform FFT'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1723 - 1726

Low Power Spectral Analysis for Built in Self Test by Using System on Chip

L. Maheswari, B. V. P. Prasad

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2689 - 2691

VLSI Implementation of 2048 Point FFT

Zena Vatsa, Sumaya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2159 - 2163

Performance Analysis of Multi-Carrier Modulation Techniques Using FFT, DWT and DT-WPT

Chitakani Ravi Kishore, Gadhe Jayanth Reddy, Murali Mohan K.V

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2195 - 2198

FFT with Minimum Hardware Utilization and Latency Using NEDA

Deepaa S S, Sheela Devi Aswathy Chandran

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 541 - 544

Signal Analysis for High Speed Acoustic Data Using Acoustic Emission Analysis Tool

Shivani.G, Vandna.B

Share this Article

Similar Articles with Keyword 'Radix-4'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 2094 - 2098

Design of Advanced Configurable Radix-4 Booth Multiplier for Low Power and High Speed Applications

Sareddy Swathi, P. Sandhya Rani

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2740 - 2744

A New Approach for Faster and Size Efficient Signed Multiplier of 8bits

Monika Raghav, Rakesh Jain

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 580 - 587

Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL

Sushant Shekhar, Ghanshyam Jangid

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1185 - 1187

High performance Radix-4 FFT using Parallel Architecture

Pooja Swamy, R. Pavan Kumar

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1041 - 1043

Implementation of High Throughput Radix-16 FFT Algorithm

K. Swetha Sree, T. Lakshmi Narayana

Share this Article
Top