Review Papers | Electronics & Communication Engineering | India | Volume 5 Issue 3, March 2016
A Review: FPGA Implementation of Reconfigurable Digital FIR Filter
Pradnya D. Shahare, Samrat S. Thorat
This brief presents, the different methods namely conversion based approaches and memory based methods for implementation of FIR filter. It also presents an efficient implementation of Finite Impulse Response Filter (FIR) using Distributed Arithmetic (DA) architecture. The distributed arithmetic is an area efficient technique of FIR filter implementation. The existing methods have used MAC units, which need more hardware, area and power. The multipliers in FIR filter are replaced with multiplier less DA based technique. The DA based technique consists of Look Up Table (LUT), shift registers and scaling accumulator. Replacing MAC with LUT-Based DA algorithm is having power, efficiency and less area usage. With the reduction of hardware in terms of multipliers, our goal is to reduce the parameters namely, hardware, area and power.
Keywords: RAM based LUT, Distributed Arithmetic, Conversion based approach, Field Programmable Gate Array, FIR Filter
Edition: Volume 5 Issue 3, March 2016
Pages: 539 - 542
How to Cite this Article?
Pradnya D. Shahare, Samrat S. Thorat, "A Review: FPGA Implementation of Reconfigurable Digital FIR Filter", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV161872, Volume 5 Issue 3, March 2016, 539 - 542
115 PDF Views | 100 PDF Downloads
Similar Articles with Keyword 'RAM based LUT'
Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 539 - 542A Review: FPGA Implementation of Reconfigurable Digital FIR Filter
Pradnya D. Shahare, Samrat S. Thorat
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 450 - 455Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method
M. Backia Lakshmi, D. Sellathambi
Similar Articles with Keyword 'Distributed Arithmetic'
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 2195 - 2198FFT with Minimum Hardware Utilization and Latency Using NEDA
Deepaa S S, Sheela Devi Aswathy Chandran
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1397 - 1401Distributive Arithmetic Formulation For An Optimized Adaptive Filter Design
Ashly Babu, Ajeesh A.V.
Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 539 - 542A Review: FPGA Implementation of Reconfigurable Digital FIR Filter
Pradnya D. Shahare, Samrat S. Thorat
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 450 - 455Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method
M. Backia Lakshmi, D. Sellathambi
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 7, July 2016
Pages: 450 - 454Design of Reconfigurable Digital Filter Bank for Hearing Aid
Sneha Raj, Athira Shaji
Similar Articles with Keyword 'Field Programmable Gate Array'
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1862 - 1867FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1489 - 1492Review on Design of PWM Controller Using FPGA
Sneha Kirnapure, Vijay R. Wadhankar
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 2468 - 2472VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture
Ghanshyam A. Chune, Vijay Bagdi
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2689 - 2691VLSI Implementation of 2048 Point FFT
Zena Vatsa, Sumaya
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 2099 - 2105Implementation of Gesture Recognition System for Home Automation using FPGA and ARM Controller
N. Naveenkumar, Dr. V. Padmaja, Ch. Nagadeepa
Similar Articles with Keyword 'FIR Filter'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1882 - 1886Memory Optimization in Adaptive FIR Filter Using APC-OMS
E. Suruthi, D. Sowmiya
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 1660 - 1662A Novel Window Function for Designing FIR Low Pass and Band Pass Filter
R. Sivarajan, B. Elango
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3033 - 3036FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Chaithra M. R., Yashwanth N
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 2468 - 2472VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture
Ghanshyam A. Chune, Vijay Bagdi
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1779 - 1783Low Power Variable Latency Multiplier With AH Logic
Roobitha Nujum, Jini Cheriyan