Downloads: 125
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015
FPGA Implementation of SRRC Filter for WCDMA Systems
K. Pavan Kumar | Sri T. Thammi Reddy
Abstract: This paper presents the FPGA implementation of Square root raised cosine filter for pulse shaping used in WCDMA systems. Square root raised cosine filter is a FIR filter. Square root raised cosine filters are used in both transmitter and receiver for matching filter purpose. Mainly square root raised cosine filter is used for pulse shaping so that it reduces the required system bandwidth and also reduces inter symbol interference. SRRC filter also designed to maintain the power level in dbs. SRRC filter is designed by five levels of adders with a roll off factor 0.2. Shifting and add method is used for designing of SRRC filter.
Keywords: SRRC filter, FIR filter, Inter symbol interference, Pulse shaping, Roll off factor, WCDMA systems
Edition: Volume 4 Issue 7, July 2015,
Pages: 2581 - 2584
Similar Articles with Keyword 'FIR filter'
Downloads: 0
Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022
Pages: 1103 - 1106Improved FIR Filter using Schonhage-Strassen Algorithm based Multipliers
Downloads: 99
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3033 - 3036FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Chaithra M. R. | Yashwanth N