Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015
FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Chaithra M. R. | Yashwanth N
Abstract: This paper proposes an implementation of pulse shaping FIR interpolation filter for digital up converter. The designing of root raised cosine FIR filter for multistandard DUC for different standards is reduces the multiplications and additions per input samples and reduction in the power consumption has also been achieved. The 2-bit binary common sub-expression (BCS) elimination method is used to design the multipliers so that the delay can be minimized with increased speed and power performance parameters. The design could be validated for a standard wireless communication technology with specific incoming bit streams. The proposed design could be implemented using RTL Code and functional correctness is verified using a sophisticated Modelsim/ISIM Simulator tool.
Keywords: Digital Up Converter, Software defined radio SDR, Reconfigurable, Binary common sub-expression BCS
Edition: Volume 4 Issue 5, May 2015,
Pages: 3033 - 3036
Similar Articles with Keyword 'Reconfigurable'
VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem
Ragi R G | Jayaraj U Kidav | Roshith K
Design a Uplink-Downlink Reconfigurable Patch Antenna for Modern Space Application
Naman Mehrotra | Dr. K. M. Singh | Shashibhushan Sharma