FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

This paper proposes an implementation of pulse shaping FIR interpolation filter for digital up converter. The designing of root raised cosine FIR filter for multistandard DUC for different standards is reduces the multiplications and additions per input samples and reduction in the power consumption has also been achieved. The 2-bit binary common sub-expression (BCS) elimination method is used to design the multipliers so that the delay can be minimized with increased speed and power performance parameters. The design could be validated for a standard wireless communication technology with specific incoming bit streams. The proposed design could be implemented using RTL Code and functional correctness is verified using a sophisticated Modelsim/ISIM Simulator tool.

Keywords: Digital Up Converter, Software defined radio SDR, Reconfigurable, Binary common sub-expression BCS

Edition: Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

Share this Article

How to Cite this Article?

Chaithra M. R., Yashwanth N, "FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB155003, Volume 4 Issue 5, May 2015, 3033 - 3036

98 PDF Views | 77 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Software defined radio SDR'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Review Papers, Electronics & Communication Engineering, Sudan, Volume 3 Issue 9, September 2014

Pages: 806 - 808

Cognitive Radio Network ? Review

Rayan Nabil Hassan Abd Elrahman, Dr. Khalid Hamid

Share this Article

Similar Articles with Keyword 'Reconfigurable'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1723 - 1726

Low Power Spectral Analysis for Built in Self Test by Using System on Chip

L. Maheswari, B. V. P. Prasad

Share this Article

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1097 - 1102

A Survey on an VLSI Based Data Transfer Schemes

Saiju Lukose, Gnana Sheela K

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2397 - 2400

Design a Uplink-Downlink Reconfigurable Patch Antenna for Modern Space Application

Naman Mehrotra, Dr. K. M. Singh, Shashibhushan Sharma

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1156 - 1159

FPGA Implementation of Runway Extraction using Image Fusion Method

Priyanka Swami, Aparna Shinde

Share this Article
Top