Low Power 1 bit Adiabatic SRAM Cell Design
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 120 | Views: 330

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015 | Popularity: 6.1 / 10


     

Low Power 1 bit Adiabatic SRAM Cell Design

Shobha Goutam, D. K. Mishra


Abstract: This paper presents the design of an Adiabatic static RAM with a bit line driver that reduces power dissipation by efficiently recovering energy from the bit capacitors in 180nm technology. Cadence simulations of a simple 1 bit Asymmetrical Adiabatic SRAM, that includes the energy recovering bit line drivers, and the sense amplifiers, show over 35 % of power savings at 1.8 V, in comparison with its conventional counterpart.


Keywords: SRAM Static Random Access Memory, Adiabatic circuitry, charge recovery low-energy design, low-power computing techniques


Edition: Volume 4 Issue 8, August 2015


Pages: 329 - 332



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Shobha Goutam, D. K. Mishra, "Low Power 1 bit Adiabatic SRAM Cell Design", International Journal of Science and Research (IJSR), Volume 4 Issue 8, August 2015, pp. 329-332, https://www.ijsr.net/getabstract.php?paperid=SUB157266, DOI: https://www.doi.org/10.21275/SUB157266