Downloads: 127 | Views: 249
Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015 | Popularity: 6.6 / 10
Domino CMOS Implementation of Power Optimized and High Performance CLA Adder
Kistipati Karthik Reddy, Jeeru Dinesh Reddy
Abstract: A carry look-ahead adder enhances speed of addition since it produces final carry out before generating final sum. Proposed work implements circuit design for a low-power high speed carry look ahead adder using Domino logic and results of propagation delay, average and maximum power is calculated in high precise analog design environment (ADE). The technology node assumed here is 180nm. Domino CMOS circuits enjoy area, delay and testability advantages over static circuits as such proposed architecture is general and can be upgraded to NP Domino or Zipper circuits. The basic building blocks starting at transistor level and logical blocks for adder and carry look-ahead logic is designed in Cadence Virtuoso cell-library and simulated in ADE_L.
Keywords: CMOS, ADE, CLA, LVS, DRC
Edition: Volume 4 Issue 5, May 2015
Pages: 1301 - 1305
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 158 | Weekly Hits: ⮙4 | Monthly Hits: ⮙4
Case Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020
Pages: 746 - 749A Study on Smart Parking Assistance
Faba Sosamma Abraham
Downloads: 140 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013
Pages: 229 - 233Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology
Raghavendra. R, S.A Hariprasad, M.Uttara Kumari
Downloads: 0
Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 5, May 2022
Pages: 1837 - 1841Leakage Reduction Technique for Scan Flip-Flop
Nayini Bhavani, Rahul D, Bhavani Kiranmai, J. Yeshwanth Reddy
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 5, May 2023
Pages: 844 - 850Macro Modelling Approach in Power Aware Scheduling
Dr. Dileep P.
Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 1067 - 1069A Secure Text (Missile Co-ordinate) Transmission Using Digital Watermarking
Jagtap. D. V, M. D. Patil