International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064




Downloads: 0 | Views: 184

Research Paper | Electronics & Communication Engineering | India | Volume 11 Issue 5, May 2022 | Rating: 4.2 / 10


Leakage Reduction Technique for Scan Flip-Flop

Nayini Bhavani | Rahul D [14] | Bhavani Kiranmai | J. Yeshwanth Reddy


Abstract: Scanning of test vectors during testing causes unnecessary and excessive switching in the combinational circuit compared to that in the normal mode of operation. In proposed system we have created a scan flip-flop based on MTcmos for leakage reduction which eliminates the power consumed due to unnecessary switching in the combinational circuit during scan shift, with a little impact on its performance. Multi-threshold CMOS (MTCMOS) power gating is a design technique in which a power gating transistor is connected between the logic transistors and either power or ground, thus creating a virtual supply rail or virtual ground rail, respectively, the new scan flip-flop by using sleep transistors it will reduce the leakage.


Keywords: Sequential circuit, MTCMOS, ATPG, CUT, Leakage current, scan flop


Edition: Volume 11 Issue 5, May 2022,


Pages: 1837 - 1841


How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link


Verification Code will appear in 2 Seconds ... Wait

Top