International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 117

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 2, February 2016


Low-Splice Loss Design of DS and DF Single-Mode Fibers

Dr C M Jadhao


Abstract: The Wavelength of zero first order chromatic dispersion can be shifted to the lowest loss wavelength for silicon fibers at 1.55 m to provide both low dispersion and low loss fiber. Dispersion-Shifted Single Mode Fiber achieves this. However, the design flexibility required to obtain particular dispersion, attenuation, and MFD, bend and Splice Loss characteristics has resulted in specific profile. An alternative modification of the dispersion characteristics of Single Mode Fiber involves the achievement of low dispersion window over the low loss wavelength region and allow flexible WDM i. e. Dispersion-Flattened Single Mode Fiber. The comparison of Splice Loss sensitivities of Dispersion-Shifted and Dispersion-Flattened Single Mode Fiber is analyzed. Since Splices are highly tolerant for longitudinal separation, transverse offset and angular tilt are considered. The comparative analysis shows that these losses are steady in Dispersion-Flattened Single Mode


Keywords: Single-Mode Fiber, Slice losses, DSF, DFF


Edition: Volume 5 Issue 2, February 2016,


Pages: 1916 - 1921


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Dr C M Jadhao, "Low-Splice Loss Design of DS and DF Single-Mode Fibers", International Journal of Science and Research (IJSR), Volume 5 Issue 2, February 2016, pp. 1916-1921, https://www.ijsr.net/get_abstract.php?paper_id=NOV161650

Similar Articles with Keyword 'DFF'

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B [2] | Pradeep Kumar B. P [2]

Share this Article

Downloads: 111

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 2723 - 2728

An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating

Bhima Venkata Sujatha | V. T. Venkateswarlu

Share this Article
Top