Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 6, June 2014
Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops
Nemitha B, Pradeep Kumar B. P
In this paper the Performance of body biased True Single Phase Clock (BBTSPC) and body biased Extended True Single Phase Clock (BBETSPC) are investigated. The delay of BBTSPC and BBETSPC are analyzed; simulated and compared with the existing TSPC and ETSPC. A high speed divide-by-2/3 unit of prescaler with the body biased is proposed and validated that this prescaler can operate with higher frequency of 4 GHz stably on a 180 nm technology.This prescaler with the body bias design can be widely used in Communication data analysis probe systems.
Keywords: CMOS integrated circuit, D ip-op DFF, frequency divider, frequency synthesizer, high-speed digital circuit, phase-locked loops PLLs, true single-phase clock TSPC
Edition: Volume 3 Issue 6, June 2014
Pages: 847 - 850
How to Cite this Article?
Nemitha B, Pradeep Kumar B. P, "Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=2014316, Volume 3 Issue 6, June 2014, 847 - 850
80 PDF Views | 58 PDF Downloads
Similar Articles with Keyword 'frequency divider'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 847 - 850Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops
Nemitha B, Pradeep Kumar B. P
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1338 - 1340A Review of Phase Lock Loop Techniques used in Communication Engineering
Piyush Kumar Singh, Bhagwat Kakde
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 665 - 670A Survey on Low Power TSPC and E-TSPC CMOS 2/3 Prescaler
Nemitha B, Pradeep Kumar B. P
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1144 - 1146Low Power PLL with Time Shift Circuit Using Parallel PFD Configuration
Dr. Manish Sharma, Asma Chishti
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013
Pages: 90 - 94Low Power Area Efficient Parallel Counter Architecture
Lekshmi Aravind
Similar Articles with Keyword 'frequency synthesizer'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 847 - 850Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops
Nemitha B, Pradeep Kumar B. P
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 1, January 2014
Pages: 350 - 354Modeling and Simulation of Single Stage Voltage Controlled Oscillator using Adaptive Voltage level Technique
Neeta Yadav, Nitin Saluja
Review Papers, Electronics & Communication Engineering, India, Volume 8 Issue 2, February 2019
Pages: 2279 - 2283An Analytical Appraoch for 4Ghz Freuency Simmulation Using Frequency Synthesizer
Pooja V. Paturkar