International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Open Access | Double Blind Reviewed

ISSN: 2319-7064


Downloads: 111 | Views: 111

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 1, January 2015


An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating

Bhima Venkata Sujatha | V. T. Venkateswarlu


Abstract: In this paper, a new method for minimizing power dissipation in 4-bit Johnson up-down counter is proposed. In this design, we have used a dual dynamic pulsed flip-flop (DDFF) [1], which supports embedding a logic module (DDFF-ELM) and a power saving technique, namely, clock gating [2] is used. We have used DDFF because it is power efficient compared to other flip-flops in the literature. We have used digital schematic editor (DSCH) for designing, simulation and layout generation is done using Microwind. From the simulation results, it is observed that power dissipation is reduced by 33.9 %.


Keywords: Johnson counter, DDFF-ELM, DSCH, Microwind, clock gating


Edition: Volume 4 Issue 1, January 2015,


Pages: 2723 - 2728


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Bhima Venkata Sujatha, V. T. Venkateswarlu, "An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating", International Journal of Science and Research (IJSR), Volume 4 Issue 1, January 2015, pp. 2723-2728, https://www.ijsr.net/get_abstract.php?paper_id=SUB151000

Similar Articles with Keyword 'Johnson counter'

Downloads: 114

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2374 - 2378

Circuit under Test Verification with MSIC Test Pattern Generator

Parvathy Chandra | Vishnu V. S. [2]

Share this Article

Downloads: 127

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 839 - 841

A Comparative Study and Review of Different Clock Gating Techniques and their Application

Abhishek Sharma [8] | Ekta Jolly [2]

Share this Article
Top