Downloads: 111 | Views: 111
Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 1, January 2015
An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating
Bhima Venkata Sujatha | V. T. Venkateswarlu
Abstract: In this paper, a new method for minimizing power dissipation in 4-bit Johnson up-down counter is proposed. In this design, we have used a dual dynamic pulsed flip-flop (DDFF) , which supports embedding a logic module (DDFF-ELM) and a power saving technique, namely, clock gating  is used. We have used DDFF because it is power efficient compared to other flip-flops in the literature. We have used digital schematic editor (DSCH) for designing, simulation and layout generation is done using Microwind. From the simulation results, it is observed that power dissipation is reduced by 33.9 %.
Keywords: Johnson counter, DDFF-ELM, DSCH, Microwind, clock gating
Edition: Volume 4 Issue 1, January 2015,
Pages: 2723 - 2728
Similar Articles with Keyword 'Johnson counter'
Circuit under Test Verification with MSIC Test Pattern Generator
Parvathy Chandra | Vishnu V. S.