Downloads: 118
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 757 - 759Inculcation of Simultaneous Clock Gating and Power Gating in Sequential Design
Vivek Dadheech, Ghanshyam Jangid
Share this article