International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 105 | Views: 169

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 10, October 2015

Design and Implementation of Content Addressable Memory (CAM) Architecture

Megha Gupta [3] | Vipin Kumar Gupta [4]

Abstract: Content addressable memory (CAM) is a storage memory with an extra comparison circuitry. It is also called as associative memory, which can be accessed by its own contents instead of addresses in a single clock cycle. Due to access of CAM in a parallel fashion, it has a high speed but consumes very high power. Also, an extra circuitry makes consumption of power higher. In this paper, a CAM architecture based on parity bit is proposed, which will reduce power consumption and increases its performance compared to traditional CAM architecture and other existing designs. Comparison of performance parameters of parity bit based PB-CAM with other existing architectures is presented here and Tanner EDA Tool under 130nm CMOS technology is used for implementation, simulation, and power and delay are estimated for performance evaluation of CAM architectures.

Keywords: CAM, PB-CAM, Associative memory, Parity Bit, MLSA

Edition: Volume 4 Issue 10, October 2015,

Pages: 1870 - 1873

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait