Design and Implementation of Content Addressable Memory (CAM) Architecture

Megha Gupta1, Vipin Kumar Gupta2

1M.Tech. Student, Department of Electronics and Communication Engineering, Suresh Gyan Vihar University, Jagatpura, Jaipur, India
2Assistant Professor, Department of Electronics and Communication Engineering, Suresh Gyan Vihar University, Jagatpura, Jaipur, India

Abstract: Content addressable memory (CAM) is a storage memory with an extra comparison circuitry. It is also called as associative memory, which can be accessed by its own contents instead of addresses in a single clock cycle. Due to access of CAM in a parallel fashion, it has a high speed but consumes very high power. Also, an extra circuitry makes consumption of power higher. In this paper, a CAM architecture based on parity bit is proposed, which will reduce power consumption and increases its performance compared to traditional CAM architecture and other existing designs. Comparison of performance parameters of parity bit based PB-CAM with other existing architectures is presented here and Tanner EDA Tool under 130nm CMOS technology is used for implementation, simulation, and power and delay are estimated for performance evaluation of CAM architectures.

Keywords: CAM, PB-CAM, Associative memory, Parity Bit, MLSA.

1. Introduction

Most memory devices store and retrieve data by accessing its specific memory locations. But content addressable memory (CAM) is a type of memory in which it can be accessed by using its contents instead of using memory locations. As a result, the time required to find an item stored in memory can be reduced. Hence, content addressable memory (CAM) is one such memory that is fast and intuitive.

The fast operation of CAM comes at the cost of increased power consumption and area. The fast operation of CAM is due to the parallel searching operation of contents with all the stored contents in the memory in a single clock cycle. That is, CAM simultaneously searches the input word with all the contents stored in the memory. But, this results in the high power dissipation in the CAM. Hence, due to parallel searching operation in CAM, power consumption is always a major concern while designing CAM.

There are various types of applications in which high speed of operation is required. CAMs can be used in these types of applications. But, the main application of CAM is that it is used in high speed network routers for packet classification and packet forwarding. As CAM applications grow, there is a demand of large CAM sizes which worsens the problem of power. So the main challenge is to reduce power consumption in large capacity CAMs without sacrificing its speed [6].

In this paper, a CAM architecture is proposed in which parity bit is used. This proposed CAM architecture consumes less power and increase the searching speed than the basic CAM. The rest of the paper is organized as follows. Section 2 gives a brief about CAM. Section 3 explains the literature survey done. In Section 4, a parity bit based PBCAM is proposed. Simulation and comparison of results are presented in Section 5. This paper is concluded in Section 6.

2. Content Addressable Memory

Content addressable memory (CAM) is a storage memory in which it can be accessed by using its contents instead of using memory locations [6]. When CAM receives the input data word to search it against table of data words stored in the CAM memory, it returns the address at which the search data word is stored.

2.1 CAM Cell

Content Addressable Memory is a storage device that stores data in its memory cell like usual memory. But additionally it also has a comparison circuitry which is used to compare search data with the data contents stored in its memory simultaneously. This comparison circuitry in the CAM cell occupies extra area than usual memory cell. Hence there is more power dissipation but high speed due to parallel searching operation.

Hence, a basic CAM cell has two functions [1]:
1) Bit Storage like usual memory RAM. So this bit storage uses simple SRAM cell which contains two cross-coupled inverters forming positive feedback working as a D-latch.
2) Bit Comparison which is equivalent to XNOR logic operation. It is unique in CAM.

So, it has three modes of operation: read, write and compare.

2.2 Design Concept of CAM
in the second segment will be activated. In [8], data in the first segment only then searching of remaining bits subset of CAM cells are searched. If there is a matching of first segment in which first few bits of a word i.e. a small segments. Firstly, the searching operation is performed in the precharge technique, the matchline is divided into two stored. The search word is the conceptual view diagram of CAM is shown in Figure1. It shows that CAM contains m data words in which data is stored. The search word is the n bit input data which is broadcasted onto the search lines to compare it with the table of stored words simultaneously [6]. There is a matchline associated with each stored word which indicates whether the search data is matched with the stored data or not. If the search data is matched with stored data, it is a match case otherwise mismatch case. These matchlines are fed to an encoder. This encoder generates the binary location corresponding to matchline which indicates the match case. If there are more than one matchline that indicates the match case then the priority encoder can be used to generate the matched memory location. The priority encoder gives the matching address location corresponding to highest priority matchline.

3. Literature Review

In [9], a technique was proposed to reduce power consumption of matchlines in content addressable memories (CAMs) called selective precharge technique. In selective precharge technique, the matchline is divided into two segments. Firstly, the searching operation is performed in the first segment in which first few bits of a word i.e. a small subset of CAM cells are searched. If there is a matching of data in the first segment only then searching of remaining bits in the second segment will be activated. In [8], an architecture was proposed having low-power, low-cost, and high-reliability features called as fully parallel precomputation-based content addressable memory (PB-CAM). This design is based on a precomputation skill that saves power consumption of the CAM by reducing number of comparisons in the second part of the comparison process. In this design, one’s count approach is used for precomputation. Hence, a one’s count parameter extractor was designed using a chain of full adders but it increases delay as data bit length increases. In [7], a technique was proposed to reduce power consumption of matchlines in content addressable memories (CAMs) called pipelining technique. In this technique, the search operation is pipelined by breaking the match-lines into many segments. Since most stored words do not match in their first segments, the search operation is aborted for subsequent segments. Hence, power gets reduced. The power savings of the pipelined MLs is a result of activating only a small portion of the matchline segments. In [5], a new approach for PBCAM known as a Block-XOR approach was proposed to improve the efficiency of low power precomputation-based CAM (PB-CAM) proposed in [8]. In this paper, a Block-XOR parameter extractor for low power PB-CAM was proposed. This paper presented theoretical and practical proofs to verify that this proposed Block-XOR PB-CAM can effectively achieve greater power reduction by reducing the number of comparison operations in the second part of the comparison process. This implies that this approach is more flexible and adaptive for general designs. In addition, the proposed Block-XOR PB-CAM can compute parameter bits in parallel with only three XOR gate delays for any input bit length (constant delay of search operation).

4. Proposed Work

In this proposed approach, parity bit is introduced as parameter for comparison operations. The parity bit generator is a parameter extractor here that will be used for generating parity bit value. The advantage of using parity as a parameter is that parameter memory is highly reduced in comparison with existing PBCAM as only one bit i.e. k=1 is required for storing parameter corresponding to each stored word whatever may be the length of input data bits. Hence, the number of comparison operations in pre-computation is highly reduced and hence the power consumption of parameter memory. So, overall power consumption of the CAM is reduced. Compared with existing PBCAM, the proposed architecture has improvement in complexity and area but in comparison with traditional PBCAM, it has little area overhead. The searching speed is also increased due to reduction in complexity and reduction in parameter comparison operations. By using parity bits, delay for each search operation is reduced. Hence, it boosts the search speed of parallel CAM.

4.1 Parity Bit

The number of bits having logic value ,l”, in a given binary data is counted. If number of bits in the binary data is odd, then the parity bit value is ,l” and if the number of one’s in a binary data is even, then the parity bit value is ,0”.

![Figure 2: Logic Circuit of Parity Bit Parameter Extractor.](image-url)
4.2 Proposed PBCAM Architecture

Like existing PBCAM, in this design also, first the parity bit is extracted using parity bit generator and comparisons of extracted parity bit is made with that of stored parity bits. Then, according to the results of parity bit comparisons, comparisons in data memory takes place. Comparisons in data memory will be made only with those stored data words whose corresponding parity bit will be matched with that of input word’s parity bit.

5. Simulation Results

The proposed design is implemented and simulated using Tanner Tool under 130nm process environment. Figure 4 shows the simulation waveform of proposed design and Table 1 compares power and delay of various CAM architectures.

![Simulation Waveform of Proposed Parity Bit based PBCAM.](image)

It is clear from the below table that proposed design of PBCAM consumes less power and delay than the existing designs.

![Simulation Waveform of Proposed Parity Bit based PBCAM.](image)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>0.35 µm</td>
<td>0.35 µm</td>
<td>0.13 µm</td>
<td>0.13 µm</td>
</tr>
<tr>
<td>Power (mW)</td>
<td>266.84</td>
<td>146.48</td>
<td>61.02</td>
<td>33.24</td>
</tr>
<tr>
<td>Delay (ns)</td>
<td>25</td>
<td>15</td>
<td>2.18</td>
<td>1.18</td>
</tr>
</tbody>
</table>

6. Conclusion

A parity based pre-computation based content addressable memory (PB-CAM) has been proposed in which parity bit is used as a parameter. In the traditional CAM, a large number of comparisons are there for accessing the CAM. So, there is a large amount of power consumption. By proposed design, the number of comparisons in the data memory has been reduced for accessing the CAM than the traditional CAM by little area overhead. Therefore, the proposed design significantly saves power and provides high performance than the traditional CAM. Moreover, parameter memory required for storing parameters and hence parameter memory comparisons have been reduced than existing PBCAMs. So, parameter comparison power and parameter memory area are also reduced than existing PBCAMs (One’s Count and Block-XOR), making it efficient to implement and use practically. The proposed design has been implemented using Tanner EDA Tool under 130nm technology. Simulation results are showing that our proposed design achieves less power and high performance with 33.24mW and 1.18ns respectively than the traditional CAM with 61.02mW and 2.18ns. In the future, we can reduce more power as compared to that of proposed design. Work can also be done on reducing the area of CAM.

References


