Designing Successive Approximation Register ADC by Using Double Tail Comparator
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 109 | Views: 375

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015 | Popularity: 6.2 / 10


     

Designing Successive Approximation Register ADC by Using Double Tail Comparator

Neha Sharma, Rachna Manchanda


Abstract: In high speed communication systems, data converters are most important for a transmission. Successive Approximation Register ADC is used as a sub-ADC of time interleaved ADC because its simplicity, linearity, low power consumption, and low latency. In this paper the double tail comparator is designed using Tanner 13.0 software and the power consumed is 1.467 Watt. Then it is implemented in the slowest Successive Approximation register and the power consumption is analyzed. It is noted that the power and speed is increased due to implementation of double tail comparator. Power consumption is reduced to great extent. In this paper, SAR ADC is designed in 0.65um CMOS technology with power supply of 0.705v for vinn and supply voltage for vinp is 0.710v. This design is working on 500MHz frequency. Delay, average power, maximum peak power is analyzed.


Keywords: SAR ADC, Double Tail Comparator


Edition: Volume 4 Issue 7, July 2015


Pages: 1648 - 1650



Please Disable the Pop-Up Blocker of Web Browser

Verification Code will appear in 2 Seconds ... Wait





Text copied to Clipboard!
Neha Sharma, Rachna Manchanda, "Designing Successive Approximation Register ADC by Using Double Tail Comparator", International Journal of Science and Research (IJSR), Volume 4 Issue 7, July 2015, pp. 1648-1650, https://www.ijsr.net/getabstract.php?paperid=SUB156715, DOI: https://www.doi.org/10.21275/SUB156715

Top