Designing Successive Approximation Register ADC by Using Double Tail Comparator

Neha Sharma¹, Rachna Manchanda²

¹M.Tech Student, Department of Electronics and Communication, Chandigarh Engineering College, Mohali, Punjab, India

²Assistant Professor, Department of Electronics and Communication, Chandigarh Engineering College, Mohali, Punjab, India

Abstract: In high speed communication systems, data converters are most important for a transmission. Successive Approximation Register ADC is used as a sub-ADC of time interleaved ADC because its simplicity, linearity, low power consumption, and low latency. In this paper the double tail comparator is designed using Tanner 13.0 software and the power consumed is 1.467 Watt. Then it is implemented in the slowest Successive Approximation register and the power consumption is analyzed. It is noted that the power and speed is increased due to implementation of double tail comparator. Power consumption is reduced to great extent. In this paper, SAR ADC is designed in 0.65um CMOS technology with power supply of 0.705v for vinn and supply voltage for vinp is 0.710v. This design is working on 500MHz frequency. Delay, average power, maximum peak power is analyzed.

Keywords: SAR ADC, Double Tail Comparator.

1. Introduction

Some comparators are clocked and only provide an output after the transition of the clock. The value of the input to a clocked comparator is only of concern in a short time interval around the clock transition. The speed of clocked comparators can be very high and the power dissipation of clocked comparators can be very low[2]. Clocked comparators are often called as dynamic comparator and dynamic comparator are often called as double tail comparator. Double tail comparators are very attractive for many applications such as high speed analog to digital converters (ADCs), memory sense amplifiers (SAs) and data receivers, due to fast speed, low power consumption, high input impedance and full swing output. They use positive feedback mechanism with one pair of back to back cross coupled inverters (latch) in order to convert a small input voltage difference to a full scale digital level in a short time [1].

ADC's are categorized in to various topologies. Some of the most popular designs include sigma ADCs, flash ADCs, and SAR ADCs. By far the most common ADCs are SAR ADCs. The main reason comes down to simplicity and design specifications. The main aim of this paper is to implement double tail comparator in SAR ADC architecture for providing high speed and reduce voltage.

2. DOUBLE TAIL COMPARATOR

The operation of the proposed comparator is as follows:

- 1) Reset phase.
- 2) Comparison phase.

During reset phase (CLK=0, Mtail1 and Mtail2 are OFF, avoiding static power), M3 and M4 pulls both fn and fp nodes to VDD, the control transistors are cut off stage. MR1 and MR2 are Intermediate transistors; it reset the both latch outputs to ground. During comparison phase (CLK=VDD, Mtail1 and Mtail2 are On) transistors M3 and M4 turn OFF.

Two nMOS (Msw1 and Msw2) switches used to avoid the static power consumption as shown in figure 1.



Figure 1: Double Tail Comparator [1]

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2013): 6.14 | Impact Factor (2013): 4.438



Figure 2: Design of Double Tail Comparator

As shown in figure 2, according to the input suppose Vinp>Vinn, then fn drops faster than fp. As long as fn continues falling, the corresponding pmos control transistor starts to turn on, pulling fp node back to VDD. So another control transistor (Mc2) remains off, allowing fn to be discharged completely. The control transistor Mc1 is on when Mc2 is grounded which results in static power consumption so two more switches (Msw1 and Msw2) are added. During the decision making phase the nodes fn and fp are precharged to VDD and it starts its different discharging. As soon as the comparator detects that one of the fn/fp is discharging faster, control transistor will help to increase the voltage difference. In other words, the operation of the control transistors with the switches emulates the operation of the latches [1].



Figure 3: Simulation results for Double Tail Comparator

3. Successive Approximation Registor ADC

The most common ADCs are SAR ADCs. The main reason comes down to simplicity and design specifications. SAR ADCs have a conversion speed about 50kHz to 4MHz and take small chip area in comparison to flash ADCs, which are fast but take up a large area. Successive Approximation Register ADC is a better choice for low power applications as shown in table1. SAR ADC convert analog input to a digital code successively. In other words, one bit is determined in each clock cycle using binary search algorithm. The conversion time is maintained constant in SAR type A/D converter, and it is proportional to the number of bits in the digital output, unlike the other converters. The basic principle of this A/D converter is that the unknown analog input voltage is approximated against an n-bit digital value trying one bit at a time, beginning with the MSB [4]. Design of SAR ADC is shown in figure 4.



Figure 4: Design of SAR ADC

This type of A/D converter operates by successively dividing the voltage range by half, as explained in the following steps:

- 1) The MSB is initially set to 1 with the remaining three bits 0. The digital equivalent is compared with the unknown analog input voltage.
- 2) If the input voltage is higher than the digital equivalent, the MSB is retained as 1 and the second MSB is set to 1. Otherwise, the MSB is set to 0 and he second MSB is set to 1.
- 3) Comparison is made as given in step1 to decide whether to retain or reset the second MSB. The third MSB is set to 1 and the operation is repeated down to the LSB and by this time, the converted digital value is available in SAR.

| Table 1: Com | parison Between | ADC's Topologies | |
|--------------|-----------------|------------------|--|
|--------------|-----------------|------------------|--|

| Туре | Advantage | Disadvantage |
|---------------|--------------------------|--|
| Dual Slope | • Greater noise immunity | Slow High precision external components required to achieve accuracy |
| Flash | • Very Fast | Needs many parts (255 comparators for 8-bit ADC) Lower resolution Expensive Large power consumption |

| S AR | Capable of high speed Medium accuracy Good tradeoff between speed and cost High resolution | • Speed limited ~5Msps (medius-fast) |
|-----------------|---|---|
| Sigma- Delta | High resolution | • Slow due to oversampling |

This method uses a very efficient search strategy to complete an n-bit conversion in just n-clock periods. Therefore, for an 8-bit successive approximation type A/D converter, the conversion requires only 8 cycles, irrespective of the amplitude of analog input voltage. The circuit employs the a SAR which finds the required value of each successive bit by trial and error method. The analog output equivalent of the D/A converter is applied to the no inverting input of the comparator, while the other input of the comparator is connected with the unknown analog input voltage Vi under conversion. The comparator output is used to activate the successive approximation logic of SAR ADC [2].The simulation results for the SAR ADC is shown in figure 4.



Figure 5: Simulation Results of SAR ADC

| Table 2: Simulation Results For SAR ADC | | | |
|---|-------|--|--|
| Technology(nm) | 65nm | | |
| Voltage(v) | 0.8 | | |
| Delay(ns) | 1.205 | | |
| Frequency(MHz) | 500 | | |
| Peak Power(µw) | 0.06 | | |
| Average Power(uw) | .0342 | | |

4. Conclusion

The primary advantages of SAR ADCs are low power, high resolution and accuracy, and a small form factor. Because of these benefits, SAR ADCs can often be integrated with other larger functions. Successive-approximation is the architecture of choice for nearly all multiplexed data acquisition systems, as well as many instrumentation applications. The SAR ADC is relatively easy to use, has no pipeline delay, and is available with resolutions to 18 bits and sampling rates up to 3 MSPS. SAR ADC is designed in tanner 13.0 software in 0.65um CMOS technology with power supply of 0.705v for vinn and supply voltage for vinp is 0.710v and having 500MHz frequency.

Refrences

- [1] Samaneh babayan-mashhadi, Roza lothi,"analysis and design of a low voltage low power double tail comparator", in IEEE Trans. VLSI systems,vol. 22, no. 2, February 2014.
- [2] B Prasanthi, B pushpalatha, "Design of Low-Voltage and low-Power inverter based Double Tail Comparator", in IJERGS, Volume 2, Issue 5, August-September, 2014.
- [3] Burak GÖNEN," 8-bit 50 msps sar adc design using 65nm cmos technology", submitted in Istanbul technical university, may 2012.
- [4] Maxim Integrated. (2013, 19 October). Understanding SAR ADCs: Their Architecture and Comparison with Other ADCs [Online]. Available: http://www.maximintegrated.com/appnotes/ index.mvp/id/1080
- [5] B. Goll, H. Zimmermann, "Low-power 600MHz comparator for 0.5 V supply voltage in 0.12 μm CMOS," IEEE Electron. Lett., vol. 43, no. 7, pp. 388– 390, Mar. 2007.
- [6] Lalit Madhab Dhal, Anshuman Pradhan, "Study and analysis of different type of comparators", Submitted at National Institute of Technology, Rourkela,2013.