International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 111 | Views: 177

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015

Low Power PLL with Time Shift Circuit Using Parallel PFD Configuration

Dr. Manish Sharma [2] | Asma Chishti

Abstract: In this work a low noise power efficient parallel-PFD PLL is proposed. Parallel circuit configuration improves the SNR of the circuit. The proposed circuit includes delay circuit with 8/9 frequency divider and a 3 stage VCO. For reducing more noise time shifted circuit by using VCO is proposed. The proposed design is simulated using Tanner EDA in 180nm technology. In terms of power consumption, band phase noise the new current comparison domino offers significant improvement compared to existing system

Keywords: PLL, PFD, DMP

Edition: Volume 4 Issue 7, July 2015,

Pages: 1144 - 1146

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait