Downloads: 111
India | Electronics Communication Engineering | Volume 4 Issue 7, July 2015 | Pages: 1144 - 1146
Low Power PLL with Time Shift Circuit Using Parallel PFD Configuration
Abstract: In this work a low noise power efficient parallel-PFD PLL is proposed. Parallel circuit configuration improves the SNR of the circuit. The proposed circuit includes delay circuit with 8/9 frequency divider and a 3 stage VCO. For reducing more noise time shifted circuit by using VCO is proposed. The proposed design is simulated using Tanner EDA in 180nm technology. In terms of power consumption, band phase noise the new current comparison domino offers significant improvement compared to existing system
Keywords: PLL, PFD, DMP
How to Cite?: Dr. Manish Sharma, Asma Chishti, "Low Power PLL with Time Shift Circuit Using Parallel PFD Configuration", Volume 4 Issue 7, July 2015, International Journal of Science and Research (IJSR), Pages: 1144-1146, https://www.ijsr.net/getabstract.php?paperid=SUB156205, DOI: https://dx.doi.org/10.21275/SUB156205