International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

ser



Downloads: 114 | Views: 229

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015 | Rating: 6.3 / 10


A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar | R. N. Mandavgane [3] | S. R. Vaidya [2]


Abstract: Adders are the basic functional unit of arithmetic operations. Due to the quickly growing mobile industry not only the faster arithmetic unit but also less area and low power arithmetic units are needed. The CMOS carry select adder (CSLA) consists of two sets of ripple carry adder (RCA) and the modified CSLA replaces one set of RCA with a binary to Excess One (BEC) converter. The modified CSLA architecture has developed using Binary to Excess-1 converter (BEC). This paper presents a performance analysis of reversible, VLSI implementations of 16 bit carry select adders suitable for multi-digit addition. The Reversible logic (RVL) provides the key benefit of a higher data processing capability per unit chip area. This paper present design of 16 bit CSLA using Tanner EDA tool & simulated using T-spice simulator. With the help of Reversible technique 16 bit Reversible Carry Select Adder has been proposed in these paper. The Proposed CSLA has reduced transistor count as well as power consumption as that of CMOS CSLA.


Keywords: Area Efficient, CSLA, Low Power, BEC


Edition: Volume 4 Issue 6, June 2015,


Pages: 2737 - 2741


How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link


Verification Code will appear in 2 Seconds ... Wait

Top