A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar¹, R. N. Mandavgane², S. R. Vaidya³

¹M.Tech (IV SEM), Electronics Engineering(Comm.), SDCOE, Selukate, Wardha, India.

²Associate Professor and Head, Department of E&T Engineering, BDCOE, Sewagram, Wardha, India.

³Assistant Professor & M-Tech Coordinator, Department of Electronics Engineering, SDCOE, Selukate, Wardha, India.

Abstract: Adders are the basic functional unit of arithmetic operations. Due to the quickly growing mobile industry not only the faster arithmetic unit but also less area and low power arithmetic units are needed. The CMOS carry select adder (CSLA) consists of two sets of ripple carry adder (RCA) and the modified CSLA replaces one set of RCA with a binary to Excess One (BEC) converter. The modified CSLA architecture has developed using Binary to Excess-1 converter (BEC). This paper presents a performance analysis of reversible, VLSI implementations of 16 bit carry select adders suitable for multi-digit addition. The Reversible logic (RVL) provides the key benefit of a higher data processing capability per unit chip area. This paper present design of 16 bit CSLA using Tanner EDA tool & simulated using T-spice simulator. With the help of Reversible technique 16 bit Reversible Carry Select Adder has been proposed in this paper. The Proposed CSLA has reduced transistor count as well as power consumption as that of CMOS CSLA.

Keywords: Area Efficient, CSLA, Low Power, BEC

1. Introduction

In recent years, the increasing demand for high-speed arithmetic units in micro-processors, image processing units and DSP chips has paved the path for development of highspeed adders as addition is an indispensable operation in almost every arithmetic unit, also it acts as the basic block for synthesis of all other arithmetic computations .To increase portability of systems and battery life, size and power consumption are the critical factors of concern. Even in servers and personal computers (PC), power dissipation is an important design factor. Now a days, Design of areaefficient and power-efficient high-speed logic systems are the one of the crucial areas of research in VLSI design. Addition is one of the basic arithmetic operations and nearly 8.72 % of all the instruction in a typical processor is addition.. Low power area-efficient and high-performance VLSI systems are increasingly used in portable and mobile phones, multi-standard wireless receivers, and biomedical instrument. An adder is the main component of an arithmetic unit. A complex digital signal processing (DSP) system involves several adders. An efficient adder design essentially improves the performance of a complex DSP system Amongst the different building blocks of a DSP system, a adder is an essential component that has a significant role in both speed and power performance of the entire system. Therefore, to enhance the performance of DSP SoCs, designing of high performance and power efficient as well as delay efficient adder is crucial. So Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions.

Since, addition dominates the execution time of most DSP algorithms therefore high-speed adder is much desired .With an ever-increasing quest for greater computing power on battery-operated mobile devices, design has shifted from

optimizing practical delay time, gate count to minimizing power dissipation while still maintaining the high performance. The low power and high speed adder can be implemented with different logic style. As we know millions of instructions per second are performed in microcontrollers. So, speed of operation is the most important constraint to be considered while designing adder. The demand of low power high speed circuits are in demand with the increasing universal growth in electronic system and the loss of information is not acceptable as with single loss of a bit information the energy loss is equal to kTlog2 joules/bit. Reversible logic can be of major interest to design low power arithmetic and data path units for digital signal processing applications, such as the architecture of low power adder, multipliers etc.

Reversible logic has make great attention in the recent years due to its ability to reduce the power dissipation Reversible logic circuits find wide application in low power digital design Reversible logic is very essential for the construction of low power, low loss computational structures which are very essential for the construction of arithmetic circuits used in quantum computation, nano technology and other low power digital circuits.

2. Literature Review

Bedriji 1962 proposes [3] that the problem of carry propagation delay is overcome by independently generating multiple radix carries and using these carries to select between simultaneously generate sum. Akhilash Tyagi 1993 develop a scheme to generate carry bits with block carryin 1 from the carries of a block with block carry in 0 [8]. Chang and Hsiao 1998 [4] propose that instead of using dual carry ripple adder a carry select adder scheme using an add one circuit to replace one carry ripple adder. Youngioon Kim and Lee Sup Kim 2001 [6] introduces a multiplexer based

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2013): 6.14 | Impact Factor (2013): 4.438

add one circuit is proposed to reduce the area with negligible speed penalty. Yajuan He et al 2005 develop an area efficient square root carry select adder scheme based on a new first zero detection logic [5]. Ramkumar et al 2010 proposed a BEC method to reduce the maximum delay of carry propagation in final stage of carry save adder [2]. Ramkumar and Harish 2011 propose [11] BEC technique which is a simple and efficient gate level modification to significantly reduce the area and power of square root CSLA. Padma Devi et al 2010 proposed [7] modified carry select adder designed in different stages which reduces the area and power consumption.

3. Carry Select Adder

CMOS carry select adder consists of two sets of ripple carry adders. Ripple-carry adders are the simplest and most compressed full adders, but their recital is limited by a carry that must propagate from the least -significant bit to the most- considerable bit. The various 16, 32, 64 and 128-bit CSLA can also be developed by using ripple carry select adders. The speediness of a carry- select adder can be improved upto 40% to 90%, by performing the additions in equivalent, and reduce the maximum carry delay. Fig shows the Regular structure of 16-bit CSLA. It includes many ripple carry adders of variable sizes which are separated into groups. Group 0 contain 2-bit RCA which contains only one ripple carry adder which adds the input bits and the input carry and results to sum [1:0] and the Cout. The cout of the Group 0 which acts as the selection input to mux which is in group 1, select the end result from the corresponding RCA (Cin=0) or RCA (Cin=1). Similarly the remaining groups will be selected depending on the Cout from the earlier groups. In CMOS CSLA, there is simply one RCA to perform the addition of the least significant bits[1:0]. The remaining bits (other than LSBs), the addition is perform by via two RCAs corresponding to the one assuming a carry -in of 0, the other a carry-in of 1 inside a group. In a group, readily available are two RCAs that receives the same data inputs but altered Cin. The upper adder contain a carry-in of 0, the lower adder contain a carry-in of 1. The actual Cin from the prior sector selects one of the two RCAs. That is, as shown in the Fig.3, if the carry-in is 0, the sum and carryout of the upper RCA is certain, and if the carry-in is 1, the sum and carry-out of the lower RCA is fixed. For this CMOS CSLA structural design, the functioning code, for the Full Adders and Multiplexers of different sizes (6:3, 8:4, 10:5 up to 24:11) were designed initially.



- The trouble in CSLA design is that if the number of full adders are greater than before then the circuit complexity also increases.
- The number of full adder cells are sadditional thereby power consumption of the design also increases
- Number of full adder cells doubles the area of the design also increased.

Figure 1 is a single bit carry sum generator with 28 mosfet designed with pass transistor logic. The circuit is designed with nmos & pmos. Device is having width 2.5um and length 250nm. Design is having two inputs A and B and corresponding output is Sum and carry.



gure 1: Schematic of Carry sum generator for 1 bi CMOS csla

Figure 2 is a schematic of single bit carry sum generator of Reversible Carry select Adder with 14 mosfet designed with pass transistor logic. Reversible schematic comprise of Reversible gates, which is also designed with nmos & pmos. Device is having width 2.5um and length 250nm. Design is having two inputs A and B and corresponding output is Sum and carry.



Figure 2: Schematic of Carry sum generator for 1 bit Reversible csla

Volume 4 Issue 6, June 2015 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2013): 6.14 | Impact Factor (2013): 4.438

Fig. 3 illustrates basic function of the CSLA is obtained by using the 4-bit BEC together by means of the mux. One key in of the 8:4 mux gets as it input (B3, B2, B1, and B0) and another key in of the mux is the BEC output. This produce the two probable partial results in equivalent and the mux is used to select either the BEC output or the direct inputs according to the control signal Cin. The significance of the BEC logic stems from the large silicon area reduction when the CSLA with large number of bits are designed.



Figure 3: Block Diagram of 4 bit csla

Figure4 shows the mux design using pass transistor logic. It will be used in further stage of CSA. Mux is used for selection of bits using the select lines It has two input Ain & Bin and one select lines Design require 6 Mosfet having width 2.5um and length 250nm.



Figure 4: Schematic of MUX for 4bit CSLA

Figure5 shows the architecture of 4bit CSA with A[3:0] and B[3: 0] with corresponding output of 4 bit i.e Out S[3:0]. 4 bit csla is designed by cascading 1 bit csla in parallel and carry is shifted to next block.



Figure 5: Architecture of 4 bit CSLA

Figure 6 shows 16bit CSA with A [15:0] and B[15:0] with corresponding output of 16 bit i.e Out S[15:0]. Now the Adder 16 bit is designed by cascading 4-4 bit csla in parallel. Simulation result of 16 bit csla of CMOS as well as reversible is shown below.



Figure 6: Architecture of 16 bit CSLA

4. Results

The proposed 16 bit CSLA has been successfully tested and synthesized in Tanner EDA Tools using 180nm, 90nm & 65 nm technology with a supply voltage of 5.0v. The power consumption, total number of gate count and delay is noted down for CMOS & reversible CSLA.

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2013): 6.14 | Impact Factor (2013): 4.438



Figure 7: Simulation results of 1 bit csla

Figure 8 is the output waveform for 4 bit CSLA structure. Input is varied from 0000 to 1111 and corresponding output is observed at each instant of time. Waveform is seen in Wedit window of tanner.



Figure 8: Simulation results of 4 bit csla

Figure 9 is the output waveform for 16 bit CSLA structure. Input is varied from "0h0000" to "0h1111" and corresponding output is observed at each instant of time. Waveform is seen in W-edit window of tanner.



Figure 9: Simulation results of 16 bit csla

Table 1: Result Comparison of CMOS Carry select Ad	dder
at different CMOS process Technology	

Type of	Technology	Power	Total Nb of	Delay
Adder	(Watt)	Gate Count	(ns)	
1 Bit CSA	180nm	2.131×10^-4	28	0.957
	90nm	7.690×10^-6	28	0.619
	65nm	1.703×10^-6	28	0.676
4 Bit CSA	180nm	8.130×10^-4	112	0.80
	90nm	1.998×10^-5	112	0.704
	65nm	5.906×10^-6	112	0.963
16 Bit CSA	180nm	3.42×10^-3	448	0.998
	90nm	7.817×10^-5	448	0.601
	65nm	2.363×10^-5	448	0.653

 Table 2: Result Comparison of Reversible Carry select

 Adder at different CMOS process Technology

Type of Adder	Tashnology	Power	Total Nb of	Delay	
	Technology	(Watt)	Gate Count	(ns)	
1 Bit CSA	180nm	3.367×10^-5	14	0.996	
	90nm	2.158×10^-6	14	0.957	
	65nm	4.280×10^-7	14	0.983	
4 Bit CSA	180nm	1.373×10^-4	56	0.864	
	90nm	7.991×10^-6	56	0.729	
	65nm	1.437×10^-6	56	0.998	
16 Bit CSA	180nm	8.451×10^-4	224	1.01	
	90nm	3.255×10^-5	224	0.740	
	65nm	6.201×10^-6	224	0.88	

5. Conclusion

It can be concluded that Reversible Logic is better in all respect like speed, delay, area, complexity, power consumption. However CMOS adder requires more power consumption and more number of components but delay for this Reversible adder is just a bit larger than CMOS adder. Hence for low power requirement and for less number of gate count requirement Reversible adder is suggested. Further the work can be extended for optimization of said adder to improve the speed or to minimize the delay.

6. Scope of Future Work

An improvement in addition speed by using new techniques can greatly improve system performance. This project can be extended for the reconfigurable architecture.

7. Acknowledgement

I wish to Prof. R. N. Mandavgane and other contributor to give their contribution for developing this topic related search. I also thankful to all the authors of different books which guide me a lot.

References

- "Low-Power And Area-Efficient Carry-Select Adder", B. Ramkumar And H.M. Kittur, / IEEE Transaction Very Large Scale Integration (VLSI) System, vol. 20, no. 2, PP. 371–375, February-2012.
- [2] "Area–Delay–Power Efficient Carry-Select Adder", Basant Kumar Mohanty, Sujit Kumar Patel / IEEE Transactions On Circuits And Systems-II, Vol. 61, No. 6, June-2014.
- [3] "Speed Efficeint Carry Select Adder For Mac Implementations", Arun. M. Thomas, Raghavendra Reddy / IJAERT, ISSN No.: 2348, March 28-29 2014.
- [4] "Design Of 16 Bit Carry Look Ahead Adder Using Reversible Logic", Shailja Shukla, Tarun Verma, Rita Jain, / International Journal Of Electrical, Electronics And Computer Engineering ISSN No. (Online): 2277-2626 83-89 March-2014.
- [5] "Low-Geometry High Speed Feyman Toffoli 8 Bit Carry Skip Adder D. P. Bala Subramanian, K.Kalaikaviya, S.Tamilselvan / Journal Of Global Research In Electronics And Communication, Volume 1, No. 1, November-December 2012.
- [6] "Analysis Of Low Power, Area Efficient And High Speed Multiplier Using Fast Adder", Krishna Naik Dungavath, Dr V. Vijayalakshmi, / IJISET, Vol-1, Issue-4, June 2014.
- [7] "Carry-select adder", O. J. Bedrij, IRE Transaction Electron Comput., pp. 340–344, 1962.
- [8] "ASIC Implementation Of Modified Faster Carry Save Adder", B. Ramkumar, H.M. Kittur, And P. M. Kannan / Eur. J. Sci. Res.Vol. 42, No. 1, PP. 53–58, June 2010.
- "Carry-select adder using single ripple carry adder", / T. Y. Ceiang and M. J. Hsiao Electron. Lett., vol. 34, no. 22, pp. 2101–2103, October 1998.

- [10] "Design Of 16 Bit Carry Look Ahead Adder Using Reversible Logic", Shailja Shukla, Tarun Sharma And Rita Jain / International Journal Of Electrical, Electronics And Computer Engineering 83-89, ISSN No.(Online):2277-2626, 2014.
- [11] "Low Power, Area and Delay Efficient Carry Select Adder Using Bec-1 Converter", Shaik Jabeen, K.Upendra Raju / International Journal of Engineering Research and Development, ISSN: 2278-067X, P-ISSN: 2278-800X, Volume 8, Issue 2PP. 01-07, August 2013.
- [12] "Improved Carry Select Adder With Reduced Area And Low Power Consumption", Padma Devi, Ashima Girdher, Balwinder Singh/ International Journal Of Computer Application, Volume-3, June-2014.
- [13] "A Low Power Carry Select Adder With Reduced Area", K. Rawwat, T.Darwish, M.Bayoumi / Proc. Of Midwest Symposium And Circuit On Systems, 2001.
- [14] "Carry Select Adder", O.J.Bedrij/ IRE Trans. Electron. Computer. Pp.340-344, 1962.
- [15] "Carry-Select Adder Using Single Ripple Carry Adder", I Electron. Lett, Vol-34, No-22, pp.2101-2103, Oct-1998.

Author Profile

Mr A. D. Rewatkar received the Bachelor of Engineering degree in Electronic Engineering from R.T.M. Nagpur University, Wardha in 2013 and pursuing his M.Tech in Electronic Engineering (communication) from S. D. College of Engineering, Wardha, R.T.M. Nagpur University. He is working towards M.Tech research project at R.T.M. Nagpur University. He is currently working as a Lecturer in Electronics Engineering Department at S. D. College of Engineering, selukate Wardha. His area of interests include VLSI design and optimization.



Mrs. Rajashree N. Mandavgane received her B.E degree and M.Tech degree from R.T.M.N.U University, Maharashtra, India. She is presently working as Associate Professor and Head in the department of Electronics and Tele-Communication

Engineering, at B. D. College of Engineering, sewagram Wardha. She is having a total 23 years of teaching experience. With a subject specialization in general and digital electronics.



Mr. S. R. Vaidya received his Bachelor of Engineering degree and M.Tech degree from R.T.M.N.U University, Maharashtra, India. He is presently working as Assistant Professor and M-Tech Co-ordinator in department of Electronics

Engineering, at S. D. College of Engineering, selukate Wardha, He is having a total 6 years of teaching experience. His areas of interest include High performance VLSI Design and VHDL based system design..