FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Abstract: This paper proposes an implementation of pulse shaping FIR interpolation filter for digital up converter. The designing of root raised cosine FIR filter for multistandard DUC for different standards is reduces the multiplications and additions per input samples and reduction in the power consumption has also been achieved. The 2-bit binary common sub-expression (BCS) elimination method is used to design the multipliers so that the delay can be minimized with increased speed and power performance parameters. The design could be validated for a standard wireless communication technology with specific incoming bit streams. The proposed design could be implemented using RTL Code and functional correctness is verified using a sophisticated Modelsim/ISIM Simulator tool.
Keywords: Digital Up Converter, Software defined radio SDR, Reconfigurable, Binary common sub-expression BCS
How to Cite?: Chaithra M. R., Yashwanth N, "FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA", Volume 4 Issue 5, May 2015, International Journal of Science and Research (IJSR), Pages: 3033-3036, https://www.ijsr.net/getabstract.php?paperid=SUB155003, DOI: https://dx.doi.org/10.21275/SUB155003