Downloads: 113 | Views: 174

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R | Rajkumar.P

Abstract: Power dissipation is considered as one of the most important factors while designing a circuit. Reversible logic has become a promising technology in low power design. It is because reversible logic utilizes only very less power, thereby leading to less power dissipation. Conventional circuits which are irreversible in nature are subject to very large amount of minimum power dissipation per signal transition. Reversible logic is considered as a computing paradigm in which there is a one-to-one mapping between the input vectors and the output vectors. In this paper we discuss with reversible circuits and reversibility which in future will be considered as a trend towards low power design. Combinational circuits were the primary ones to be implemented using this technique. Later on, few researches also contributed towards sequential circuits. In this paper we implement a Reversible RAM that dissipates less power than the conventional RAM circuitry. Here we use Pseudo Reed-Muller expressions (PSDRM) for the synthesis of the design. There are also various other methods of synthesis. But it has been found that PSDRM circuits are more efficient than other techniques such as Positive Polarity Reed-Muller (PPRM) expression and Fixed Polarity Reed-Muller (FPRM) expression based circuits. By using this technique there is more optimization as well as improvement in other factors such as number of gates, memory usage, garbage output, quantum cost etc.

Keywords: Reversible logic, Sequential circuits, PSDRM, Garbage output, quantum cost, RAM

Edition: Volume 4 Issue 5, May 2015,

Pages: 2218 - 2222