International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 116 | Views: 195

Research Paper | Computer Science & Engineering | India | Volume 4 Issue 4, April 2015 | Rating: 6.2 / 10 | Rate this Article

Preparation of Test Data from the Simulated and Test Beam Data for Testing the ATLAS New Small Wheel FPGA-Based Trigger Processor

Jayasree S [2] | Reshmy V R | Dr. Lorne Levinson

Abstract: This paper deals with the development of a test program for testing the FPGA based trigger processor for the ATLAS detector in LHC experiment in CERN. This detector will be upgraded in order to benefit more from the high luminosity. As the luminosity increases there will be large number of fake data will be produced. To filter this fake trigger a three level trigger system is used. The trigger processor is a hardware (FPGA) processor that receives data from the ATLAS detector. In order to develop and test the trigger algorithm we need to inject simulated data into the processors input path. The ATLAS detector simulation programs generate hits in detectors. We also have real detector data recorded in test beams. Both must be processed to provide the input expected by the trigger processor.

Keywords: CERN, ATLAS, LHC, Higgs Bosons, Muons

Edition: Volume 4 Issue 4, April 2015,

Pages: 681 - 684

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait