Implementation of Delay Measurement System for Small Delay Defect Detection

Supriya Thorat, Snehal Bhosale

Abstract: Large scale integration of LSI has resulted in an increase in small delay defects. Small delay variations are induced by process variation, power supply noise as well as resistive opens and shorts. In this paper we use flip-flop design which is used in performing internal path-delay test and measurement using scan path technique. The proposed method measures delay of the explicitly sensitized paths using on chip variable clock generator. This method produces test patterns using Automatic Test Pattern Generator (ATPG).

Keywords: ATPG, Flip-flop, Measurement system, VLSI very large scale integration

How to Cite?: Supriya Thorat, Snehal Bhosale, "Implementation of Delay Measurement System for Small Delay Defect Detection", Volume 4 Issue 4, April 2015, International Journal of Science and Research (IJSR), Pages: 151-154, https://www.ijsr.net/getabstract.php?paperid=SUB152806, DOI: https://dx.doi.org/10.21275/SUB152806