Downloads: 111 | Views: 331
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 12, December 2014 | Popularity: 6.7 / 10
VHDL Implementation of Built in Generation of Functional Broadside Tests
N. A. Raju D., G. Sita Annapurna
Abstract: Functional broadside tests are two-pattern scan-based tests that avoid over testing by ensuring that a circuit traverses only reachable states during the functional clock cycles of a test. In this paper, we test the S27 sequential circuit by using Built in Self Test. The hardware was based on the application of primary input sequences initial from a well-known reachable state. Random primary input sequences were changed to avoid repeated synchronization and thus yield varied sets of reachable states by implementing a decoder in between circuit and LFSR. This paper shows the on chip test Generation for a bench mark circuit using simple fixed hardware design with small no of parameters altered in the design for the generation of number of patterns. If the patterns of the input test vector results a fault simulation then circuit under test is going to fail.
Keywords: Built-in test generation, functional broadside tests, Transition faults, LFSR, Reachable states
Edition: Volume 3 Issue 12, December 2014
Pages: 1427 - 1432
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Student Project, Electronics & Communication Engineering, India, Volume 12 Issue 9, September 2023
Pages: 1388 - 1394Design of Low-Cost Stochastic Number Generator Using TSPC Logic in 45nm Technology
Pavan PH, Lalitha S
Downloads: 100
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 2286 - 2288Realization of Programmable PRPG with Enhanced Fault Coverage Gradient
Lakshmi Asokan, Jeena Maria Cherian
Downloads: 101
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 1865 - 1868DPA Resistant AES Using a True Random Based LFSR Technique
Reenu Tomy, Vinoj P.G.
Downloads: 104
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 1938 - 1943Efficient Hardware Utilization for Functional Broadside Test to Achieve High Fault Coverage
P. Durga Venkata Prasad, K. Tirumala Rao
Downloads: 111
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015
Pages: 1294 - 1297Weighted Random Pattern Generator by Using BIST
Rajni Gajendra, Rahul Gedam