International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 114 | Views: 163

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 12, December 2014

VLSI Implementation of Discrete Wavelet Transform Using Systolic Array Architecture for Daubechies3 Wavelet

Rashmi Patil [4] | Dr. M. T. Kolte [2]

Abstract: The wavelet transform has itself a useful tool in the field of 1-dimensional and 2-dimensional signal compression systems. Due to the growing importance of this technique, there is an increasing need in many working groups for having a development environment which could be flexible enough and where the performance of a specific architecture could be measured, closer to reality rather than in a theoretical way. Our work is new, simple and efficient VLSI architecture for computing the Discrete Wavelet Transform (DWT). The proposed architecture is systolic in nature, modular and extendible to 1-D DWT transform of any size. The systolic array architecture (DWT-SA) has been designed, simulated and implemented in VLSI. Being systolic in nature, the architecture can compute DWT at a rate of N106 samples/sec corresponding to a clock speed of N MHzs.

Keywords: DWT, FRA, hardware efficiency, six tap Fir Filter, Systolic Array

Edition: Volume 3 Issue 12, December 2014,

Pages: 2342 - 2351

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait