Downloads: 2 | Views: 90 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Research Paper | Electronics & Communication Engineering | India | Volume 13 Issue 8, August 2024 | Popularity: 5.4 / 10
Power Efficient Voltage Level Shifter using RCC Network and Stacking Technique
Rentala Laxmi Sindhuja
Abstract: This paper presents a power efficient voltage level shifter using regulated cross - coupled network with split inverter. With the use of regulated cross - coupled network, the power dissipation of the pull - up region drastically decreases. Level shifters convert voltage levels below the threshold voltage to acceptable levels by reducing transistor size. A stacking split inverter is used at the output to decrease the short circuit current and leakage current. his paper presents a novel voltage level shifter design utilizing a regulated cross - coupled RCC network and a stacking technique for reduced power consumption in CMOS circuits. By integrating a split inverter and load capacitor at the load, the proposed design effectively minimizes leakage and short - circuit currents, achieving a 23% reduction in power dissipation compared to conventional methods. Simulation results using 180nm Cadence technology and 90nm LT Spice technology demonstrate enhanced speed and efficiency, highlighting the suitability of this approach for high performance VLSI applications.
Keywords: Level Shifter, Split - Inverter, RCC Network, Threshold Level, Leakage Power, Short - Circuit Power
Edition: Volume 13 Issue 8, August 2024
Pages: 1821 - 1823
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 79 - 81Design of Low Power Logic Gates for VLSI Design Circuits
Telagamalla Gopi
Downloads: 3 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 470 - 472Reduction of Leakage Power for VLSI Design Logic Gate Circuits
Kiran Renukuntla
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 721 - 723Leakage Power Reduction Techniques for Low Process Technology VLSI Design Circuits
Kishor Kanaparthi
Downloads: 101
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1597 - 1602Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power
Vema Vishnu Priya, G.Ramesh
Downloads: 105
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 2306 - 2309First Node Die (FND) Time Enhancement in LEACH Protocol
Naveen Chawla, Ashish Jasuja