International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 2 | Views: 90 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Research Paper | Electronics & Communication Engineering | India | Volume 13 Issue 8, August 2024 | Popularity: 5.4 / 10


     

Power Efficient Voltage Level Shifter using RCC Network and Stacking Technique

Rentala Laxmi Sindhuja


Abstract: This paper presents a power efficient voltage level shifter using regulated cross - coupled network with split inverter. With the use of regulated cross - coupled network, the power dissipation of the pull - up region drastically decreases. Level shifters convert voltage levels below the threshold voltage to acceptable levels by reducing transistor size. A stacking split inverter is used at the output to decrease the short circuit current and leakage current. his paper presents a novel voltage level shifter design utilizing a regulated cross - coupled RCC network and a stacking technique for reduced power consumption in CMOS circuits. By integrating a split inverter and load capacitor at the load, the proposed design effectively minimizes leakage and short - circuit currents, achieving a 23% reduction in power dissipation compared to conventional methods. Simulation results using 180nm Cadence technology and 90nm LT Spice technology demonstrate enhanced speed and efficiency, highlighting the suitability of this approach for high performance VLSI applications.


Keywords: Level Shifter, Split - Inverter, RCC Network, Threshold Level, Leakage Power, Short - Circuit Power


Edition: Volume 13 Issue 8, August 2024


Pages: 1821 - 1823



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Rentala Laxmi Sindhuja, "Power Efficient Voltage Level Shifter using RCC Network and Stacking Technique", International Journal of Science and Research (IJSR), Volume 13 Issue 8, August 2024, pp. 1821-1823, https://www.ijsr.net/getabstract.php?paperid=SR24826112923



Similar Articles

Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023

Pages: 79 - 81

Design of Low Power Logic Gates for VLSI Design Circuits

Telagamalla Gopi

Share this Article

Downloads: 3 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023

Pages: 470 - 472

Reduction of Leakage Power for VLSI Design Logic Gate Circuits

Kiran Renukuntla

Share this Article

Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023

Pages: 721 - 723

Leakage Power Reduction Techniques for Low Process Technology VLSI Design Circuits

Kishor Kanaparthi

Share this Article

Downloads: 101

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 2306 - 2309

First Node Die (FND) Time Enhancement in LEACH Protocol

Naveen Chawla, Ashish Jasuja

Share this Article



Top