International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 2 | Views: 324 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 10 Issue 6, June 2021 | Popularity: 4.4 / 10


     

Design of Two Stage CMOS Operational Amplifier

Rahul Kumar


Abstract: This paper presents a design of two stage CMOS operational amplifier, which operates at +1.8V and -1.8V power supply using 180nm CMOS technology. The op-amp designed is a two stage CMOS op-amp. The op-amp is designed to exhibit a gain bandwidth of 30 MHz and exhibits a gain of 68.74dB with a 179.94 phase margin. Design and simulation has been carried out in LTSPICE tool.


Keywords: CMOS op-amp design, frequency response, noise, simulation


Edition: Volume 10 Issue 6, June 2021


Pages: 1505 - 1508


DOI: https://www.doi.org/10.21275/SR21622171146



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Rahul Kumar, "Design of Two Stage CMOS Operational Amplifier", International Journal of Science and Research (IJSR), Volume 10 Issue 6, June 2021, pp. 1505-1508, https://www.ijsr.net/getabstract.php?paperid=SR21622171146, DOI: https://www.doi.org/10.21275/SR21622171146



Similar Articles

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018

Pages: 1662 - 1664

Enhancement of Gray Level Image by Fuzzy and Filter Technique

Monalisa Pandey, Pankaj Sharma

Share this Article

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 140 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 229 - 233

Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology

Raghavendra. R, S.A Hariprasad, M.Uttara Kumari

Share this Article

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022

Pages: 1706 - 1708

Image Enhancement Techniques Using Matlab Functions

Telagamalla Gopi

Share this Article
Top