Downloads: 103 | Views: 198

Review Papers | Electronics & Communication Engineering | India | Volume 3 Issue 10, October 2014

A Review on Reversible Logic Gate Multipliers

Supreetha Rao | Supreetha M | Vidya Venkatesh | Prajna ^[7]

Abstract: The efficient low power and small area multipliers in the digital circuits for the emerging technology are of more interest these days. Hence designing of the multipliers with the factors of low power, area and delay is dominant. For this purpose the reversible logic multipliers are designed in advantage over that of conventional multipliers. This paper describes the comparative analysis of different reversible logic gate multipliers in terms of number gates, number of garbage inputs, garbage outputs and quantum cost. Each of the multipliers operation can be generalized for NxN bit multiplication of their advantages.

Keywords: multipliers, reversible logic, garbage output, garbage input, quantum cost

Edition: Volume 3 Issue 10, October 2014,

Pages: 2286 - 2288