Downloads: 140
Research Paper | Electronics Communication Engineering | Volume 5 Issue 6, June 2016 | Pages: 1270 - 1274 | India
Design and Analysis of Full Adder Using Adiabatic Logic
Abstract: Power dissipation is an increasing concern in VLSI circuits. New logic circuits have been developed to meet these power requirements. Power dissipation can be minimized by using various adiabatic logic circuits. In this paper an Adder circuit has been proposed based on 2PASCL and ECRL logic and then compared with Positive Feedback Adiabatic Logic (PFAL), Two-Phase Adiabatic Static Clocked Logic (2PASCL) respectively. Comparison shows significant power saving.
Keywords: adiabatic switching, energy dissipation, power clock, 2PASCL, ECRL
How to Cite?: Durgesh Patel, Dr. S. R. P. Sinha, "Design and Analysis of Full Adder Using Adiabatic Logic", Volume 5 Issue 6, June 2016, International Journal of Science and Research (IJSR), Pages: 1270-1274, https://www.ijsr.net/getabstract.php?paperid=NOV164027, DOI: https://dx.doi.org/10.21275/NOV164027