Downloads: 105 | Views: 411
Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 4, April 2016 | Popularity: 6.2 / 10
A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
Shaswat Singh Bhardwaj, Vishal Moyal
Abstract: The purpose of the project is to design an adiabatic logic based low power 42 Compressor on the application of Two Phase Clocked Adiabatic Static Logic (2PASCL) technique, which shows the lowest power dissipation between different adiabatic logic families. It works on the principle of charge reversible logic. The present technique has smallest power dissipation relative to the standard CMOS design style by using different design specification such as different input signal switching frequency and supply voltage. The simulation is performed on S-edit of Tanner tool at 90nm BSIM4 technology.
Keywords: Adiabatic logic, Sinusoidal power supply, two phase power clock, energy recovery logic, 2PASCL technique, S-edit, Odd detector, compressor
Edition: Volume 5 Issue 4, April 2016
Pages: 2433 - 2438
DOI: https://www.doi.org/10.21275/NOV163146
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 106
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1527 - 1531Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors
Deepak Kurmi, V. B. Baru
Downloads: 107
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 2276 - 2280Implementation and Comparison of Tree Multiplier using Different Circuit Techniques
Subhag Yadav, Vipul Bhatnagar
Downloads: 107
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 943 - 949Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
Downloads: 111
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 1069 - 1074Design for Low Power Multiplier Based On Fixed Width Replica Redundancy Block & Compressor Trees
Mariya Stephen, Vrinda
Downloads: 113
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 1070 - 1072Design of the Add Multiply Operator Using Modified Booth Recorder
Sruthikeerthana V. M., Pavithra.S