A Survey of HDLC Controllers
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 120 | Views: 427

Survey Paper | Electronics & Communication Engineering | India | Volume 2 Issue 4, April 2013 | Popularity: 6.2 / 10


     

A Survey of HDLC Controllers

S. D. Samudra, S. P. Gaikwad


Abstract: HDLC is an efficient protocol defined in the layer 2 of OSI model. HDLC is a group of protocols for transmitting synchronous data over a point-to-point link. Many chips have been designed for HDLC controllers. Not all the features of the controller are always needed. Due to the advantages of FPGA, controller chips are being designed according to the needs of system. This paper discusses the design and implementation of some such HDLC controllers.


Keywords: HDLC controller, FPGA, CRC, customization


Edition: Volume 2 Issue 4, April 2013


Pages: 218 - 220



Please Disable the Pop-Up Blocker of Web Browser

Verification Code will appear in 2 Seconds ... Wait



Text copied to Clipboard!
S. D. Samudra, S. P. Gaikwad, "A Survey of HDLC Controllers", International Journal of Science and Research (IJSR), Volume 2 Issue 4, April 2013, pp. 218-220, https://www.ijsr.net/getabstract.php?paperid=IJSRON2013705, DOI: https://www.doi.org/10.21275/IJSRON2013705

Top