Downloads: 120
India | Electronics Communication Engineering | Volume 2 Issue 4, April 2013 | Pages: 218 - 220
A Survey of HDLC Controllers
Abstract: HDLC is an efficient protocol defined in the layer 2 of OSI model. HDLC is a group of protocols for transmitting synchronous data over a point-to-point link. Many chips have been designed for HDLC controllers. Not all the features of the controller are always needed. Due to the advantages of FPGA, controller chips are being designed according to the needs of system. This paper discusses the design and implementation of some such HDLC controllers.
Keywords: HDLC controller, FPGA, CRC, customization
How to Cite?: S. D. Samudra, S. P. Gaikwad, "A Survey of HDLC Controllers", Volume 2 Issue 4, April 2013, International Journal of Science and Research (IJSR), Pages: 218-220, https://www.ijsr.net/getabstract.php?paperid=IJSRON2013705, DOI: https://dx.doi.org/10.21275/IJSRON2013705