A Novel Pass Transistor Logic Based Pulse Triggered Flip-flop with Conditional Enhancement

Shakthipriya.R, Kirthika.N

Abstract: For the past several years, much progress has been made in Low power VLSI Design. In this paper; we propose a novel low-power pulse-triggered flip-flop (FF) design with conditional pulse enhancement scheme. Pass transistor logic based AND gate is used for pulse generation which reduces circuit complexity and enhances faster discharge. The transistor sizes of the delay inverter and pulse-generation circuit are reduced for power saving. Simulation is performed for various pulse-triggered flip-flops to demonstrate the effectiveness of our proposed design using ami.05nm technology in Mentor graphics.

Keywords: Flip-flop, low power, pulse-triggered

How to Cite?: Shakthipriya.R, Kirthika.N, "A Novel Pass Transistor Logic Based Pulse Triggered Flip-flop with Conditional Enhancement", Volume 2 Issue 4, April 2013, International Journal of Science and Research (IJSR), Pages: 183-187, https://www.ijsr.net/getabstract.php?paperid=IJSRON2013629, DOI: https://dx.doi.org/10.21275/IJSRON2013629