International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 115 | Views: 311

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 3, March 2013 | Popularity: 6.2 / 10


     

FPGA Implementation of Picoblaze based Embedded System for Monitoring Applications

G. Arun Kumar, A. Madhu Sudhan


Abstract: The microprocessors are used for executing instructions by fetching from memory. The processor interact with other peripherals, it requires additional circuitry. This makes system complexity, requires large area and high power consumption. To overcome this problem the microprocessor itself capable to handle peripherals up to its limit. This feature comes in Pico Blaze microprocessor. Pico Blaze is a 16-bit soft core microprocessor developed by Xilinx that can be synthesized in some FPGA families. In this design a set of peripherals that have been developed to interface with Pico Blaze. They are PS/2 keyboard port, Light monitor control serial communication. The system has been implemented in a FPGA board and some typical control and monitoring systems have been developed. Pico Blaze is aimed to replace large finite-state machines in low- to mid-complexity designs by the advancement of programmable logic devices CPLD /FPGA and with the help of hardware descriptive languages. The system has been implemented in a FPGA board and some typical control and monitoring systems have been developed.


Keywords: Verilog, VLSI, FPGA, Picoblaze, Embedded System


Edition: Volume 2 Issue 3, March 2013


Pages: 61 - 64



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
G. Arun Kumar, A. Madhu Sudhan, "FPGA Implementation of Picoblaze based Embedded System for Monitoring Applications", International Journal of Science and Research (IJSR), Volume 2 Issue 3, March 2013, pp. 61-64, https://www.ijsr.net/getabstract.php?paperid=IJSRON2013536, DOI: https://www.doi.org/10.21275/IJSRON2013536



Similar Articles

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article



Top