Survey of Efficient NOC Router Designs and Programming Model for Embedded Application
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 128 | Views: 302

Research Paper | Electronics & Communication Engineering | India | Volume 8 Issue 9, September 2019 | Popularity: 6.7 / 10


     

Survey of Efficient NOC Router Designs and Programming Model for Embedded Application

Trupti Patil, Dr. Anuradha S


Abstract: System on chips containing IP cores and traditional methods for communication such as bus, are not suitable solution for future System on chips (SOC). As the complexity of the SOC is increasing, it is impossible to send signals from one end to another end within a clock cycle. Problems such as global wire delay and global synchronization will be the limitations, Network on chip is an emerging approach for the implementation of on chip communication architecture. Network on chip a communication centric approach and it is a possible solution for communication architecture of future System on chips that are composed of switches and IP cores where communicate among each other through switches. . In contrast to normal beliefs, on chip interconnections suffer from certain physical limitations which lead to great performance reduction. How the changes made in traditional NOC to best fit for the today’s requirement is the subject of this paper. We discuss new techniques. We discuss the unique problems posed by synchronous NOCs and discuss the different Asynchronous NOC model as the promising solution. We survey work to build accurate simulation models for on chip communication, propose a programming model for efficient router design for embedded application.


Keywords: System on chip SOC, IP cores, Synchronous, Asynchronous, Network on chip NOC


Edition: Volume 8 Issue 9, September 2019


Pages: 1119 - 1123



Make Sure to Disable the Pop-Up Blocker of Web Browser


Text copied to Clipboard!
Trupti Patil, Dr. Anuradha S, "Survey of Efficient NOC Router Designs and Programming Model for Embedded Application", International Journal of Science and Research (IJSR), Volume 8 Issue 9, September 2019, pp. 1119-1123, https://www.ijsr.net/getabstract.php?paperid=ART20201264, DOI: https://www.doi.org/10.21275/ART20201264

Similar Articles

Downloads: 100

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this Article

Downloads: 103

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2799 - 2802

Analysis of Low Power Pulse Triggered Flip Flop

Deepika Goyal

Share this Article

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2151 - 2154

Automatic Reactive Power Flow Control in 100MW Turbo Generator

Girija.A, Sankar.S

Share this Article

Downloads: 107

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja, N. Sri Krishna Yadav

Share this Article
Top