Downloads: 160 | Views: 310
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 7 Issue 12, December 2018 | Popularity: 6.1 / 10
Analytical Analysis of Current Comparator Circuit Based on CMOS with 0.5µm & 0.35µm Technology
Sweta Kumari Barnwal
Abstract: This paper presents current comparator designed by using CMOS having less power dissipation & less propagation delay. Power consumption and delay in propagation is a big problem can be reduced by the proper architecture. All designs have been implemented using two different technologies that is 0.35 & #181;m technologies with 3V supply voltage. There are many versions of comparator has come to improve the outcome. There is a comparison have been made with three earlier circuit comparing power dissipation and propagation delay and it has been found that the overall performance is better than the existing circuits. The proposed design of current comparator by using CMOS technology is having more speed with less power consumption.
Keywords: Current Comparator, CMOS, Propagation, Delay, low power consumption, slew rate
Edition: Volume 7 Issue 12, December 2018
Pages: 427 - 430
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 196 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 5, May 2022
Pages: 1837 - 1841Leakage Reduction Technique for Scan Flip-Flop
Nayini Bhavani, Rahul D, Bhavani Kiranmai, J. Yeshwanth Reddy
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 13 Issue 8, August 2024
Pages: 1821 - 1823Power Efficient Voltage Level Shifter using RCC Network and Stacking Technique
Rentala Laxmi Sindhuja
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022
Pages: 966 - 969High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology
S. Sivashankari
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 79 - 81Design of Low Power Logic Gates for VLSI Design Circuits
Telagamalla Gopi