International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 120 | Views: 190

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 7, July 2016

Design of High Speed Flash Analog to Digital Converter Using Multiplexer and Comparator

Rana Vikram Pratap Singh Yadav [2] | Neelam Srivastava [5]

Abstract: A high speed Flash analog-to-digital converter (ADC) using mux based comparator to reduce the number of preamplifiers and comparators is introduced. A conventional N-bit flash ADC requires 2^N-1 preamplifiers and comparators while The high speed flash ADC only needs 2^ (N-3) +2 preamplifiers and 2^ (N-2) +1 comparators. For a 6-bit resolution, the high speed flash ADC requires a reduce number of preamplifiers and comparator, compare with those of the conventional flash ADC. The high speed flash 6-bit ADC consists of a reference ladder, a T/H circuit, 10 preamplifiers, 17 comparators, a (2x1) -MUX, 8 (4x1) -MUXs and logic gates for encoder and registers. The high speed flash ADC is simulated in a 1P6M 180nm CMOS process with 1-V supply voltage and consumes 0.432-mW. At 50 MS/s, high speed flash ADC has the effective number of bits of 5.95-bit and the figure of merit of 0.15 pJ/conversion-step effective no of bit is 5.95, signal to noise distortion ratio is 37.60 db and SFDR is 45.4 db.

Keywords: ADC, T/H circuit, Multiplexer, comparator, Buffer

Edition: Volume 5 Issue 7, July 2016,

Pages: 2170 - 2173

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait