International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 144 | Views: 243

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 10, October 2016

FPGA Implementation of a Image Encryption System using AES Algorithm

Dr. G. V. R. Sagar [2] | G. Ashok Kumar

Abstract: Digital image typically has to be keep and processed in an encrypted format to take care of security and privacy. For the aim of content notation and/or meddling detection, it's necessary to perform data concealment in these encrypted images. During this approach, data concealment in encrypted domain while not decryption preserves the confidentiality of the content. Additionally, it's a lot of efficient while not decryption followed by data concealment and re-encryption. In this paper we tend to implement the image encryption system using AES encryption and decryption algorithmic program. This algorithmic program was implemented using micro blaze Processor on Spartan3EDK (XC3S200) FPGA in Hardware and software co-design environment using Xilinx platform studio and synthesis results show that area consumption is low.

Keywords: AES, Image Encryption Micro blaze, FPGA, XPS, C

Edition: Volume 5 Issue 10, October 2016,

Pages: 975 - 979

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait