Downloads: 138
Research Paper | Electronics Communication Engineering | Volume 5 Issue 9, September 2016 | Pages: 570 - 573 | India
High Speed, Low Power Vedic Multiplier Using Reversible Logic Gate
Abstract: Multipliers are very significantpart of any processor or computing device. More often than not, performance of microcontrollers and DSP processors are calculated on the basis of number of multiplications completed in unit time. Therefore better multiplier architectures are assured to increase the capability of the device. Vedic multiplier is one such auspicious solution. Its easy architecture joined with raised speed forms an unparalleled combination for serving any composite multiplication computations. Attached with these best parts, realizing this with reversible logic further decreases power dissipation. Power dissipation is alternative significant constraint in an embedded system that cannot be ignored. In this paper we introduce a Vedic multiplier known as UrdhvaTiryakbhayam, realized by reversible logic that is the first of its kind. This multiplier may find applications in Fast Fourier Transforms, and additional applications of DSP like software defined radios, imaging, wireless communications.
Keywords: Vedic multiplier, Urdhva Triyagbhyam, Reversible logic, power, delay
How to Cite?: Sonali S. Kothule, Shekhar H. Bodake, "High Speed, Low Power Vedic Multiplier Using Reversible Logic Gate", Volume 5 Issue 9, September 2016, International Journal of Science and Research (IJSR), Pages: 570-573, https://www.ijsr.net/getabstract.php?paperid=ART20161604, DOI: https://dx.doi.org/10.21275/ART20161604