

# High Speed, Low Power Vedic Multiplier Using Reversible Logic Gate

Sonali S. Kothule<sup>1</sup>, Shekhar H. Bodake<sup>2</sup>

<sup>1</sup>Department of Electronics & Telecommunication, SharadchandraPawar College of Engineering, Otur, Pune, Maharashtra, India

<sup>2</sup>Professor, Department of Electronics & Telecommunication, SharadchandraPawar College of Engineering, Otur, Pune, Maharashtra, India

**Abstract:** *Multipliers are very significant part of any processor or computing device. More often than not, performance of microcontrollers and DSP processors are calculated on the basis of number of multiplications completed in unit time. Therefore better multiplier architectures are assured to increase the capability of the device. Vedic multiplier is one such auspicious solution. Its easy architecture joined with raised speed forms an unparalleled combination for serving any composite multiplication computations. Attached with these best parts, realizing this with reversible logic further decreases power dissipation. Power dissipation is alternative significant constraint in an embedded system that cannot be ignored. In this paper we introduce a Vedic multiplier known as "UrdhvaTiryakbhayam", realized by reversible logic that is the first of its kind. This multiplier may find applications in Fast Fourier Transforms, and additional applications of DSP like software defined radios, imaging, wireless communications.*

**Keywords:** Vedic multiplier; Urdhva Triyagbhayam; Reversible logic; power; delay

## 1. Introduction

Vedic mathematics is the earliest Indian method of mathematics which in particular offers with Vedic mathematical formulae and their application to numerous branches of mathematics. Vedic mathematics was reconstructed from the earliest Indian scriptures (Vedas) by Jagadguru Swami Sri Bharati Krishna Tirtha Maharaja after his study on Vedas. He made 16 sutras and 16 upa sutras after huge study in Atharva Veda. It has been found that UrdhvaTiryakbhayam is the extreme efficient among those. The splendor of Vedic mathematics lies in the fact that it reduces otherwise clumsy looking calculations in traditional mathematics to quite simple ones. This is so because the Vedic sutras are claimed to be mostly based on the natural ethics on which the human thought works. As a result multiplications in DSP blocks can be executed at faster rate. This is a totally exciting subject and affords a small number of powerful algorithms which can be applied to various branches of engineering [2].

Reversible logic has received too much consideration in the recent years due to their capability to decrease the power dissipation which is the fundamental necessity in low power very large scale integration design. It has wide usages in low power complementary metal-oxide semiconductor and polymer computing, optical science, nanotechnology and quantum computation. Irreversible hardware working out results in energy dissipation due to data loss. [5]

Reversible logic is one of the encouraging fields for upcoming low power design technologies. Since one of the necessities of all digital signal processors and other handheld devices is to reduce power dissipation multipliers with lower dissipation and extreme speed are necessary. [6]

This paper is divided into six sections, section II gives the literature survey, section III gives details about the Vedic multiplication using Urdhva-Triyagbhayam algorithm, and section IV explains Reversible logic, section V gives the

implementation details of design and section VI gives the result and its discussion.

## 2. Literature Survey

As the scale of integration keeps increasing, more and more sophisticated signal processing systems are being realized on a VLSI chip. These signal processing uses not only demand excessive computation capability but also consume huge amounts of energy. While performance and space remain to be two major design areas, power consumption has become a critical concern in today's VLSI system design. Conventional (irreversible) hardware computation results in energy dissipation because of data loss. As per Landauer's study, the amount of energy dissipated for each irreversible bit operation is at least  $kT \ln 2$  Joules, where  $k=1.3806505 \times 10^{-23} \text{m}^2 \text{kg}^{-1} \text{K}^{-1}$  (Joule/Kelvin<sup>-1</sup>) is that the Boltzmann's constant and T is the temperature at which process is executed. The heat produced due to the loss of one bit of data is very minor at room temperature but when the amount of bits is large as in the case of high speed computational works the heat dissipated by them will be huge so that it affects the performance and effects in the reduction of lifetime of the components. [5]

Multiplication is a significant process in most signal processing systems. Multipliers have working frequency and processing capacity per chip, more current has to be carried and the heat because of great power consumption must be removed by suitable cooling methods. Second, battery life in movable electronic devices is limited. Little power design directly leads to lengthy process time in these movable devices. Therefore designing multipliers having low-power consumption, smallest area is a significant part in low-power VLSI system design. In [1] Shamim Akhter explained the new method of digit multiplication based on Vedic process of multiplication. This gives us technique for hierarchical multiplier design. [2] Honey Durga Tiwari, et.al. studied the Vedic multiplication formulae, Urdhva-Tiryakbhayam and Nikhilam, in detail. [3] Anvesh Kumar et. al. described that

Volume 5 Issue 9, September 2016

[www.ijsr.net](http://www.ijsr.net)

Licensed Under Creative Commons Attribution CC BY

the Vedic mathematics are going to decrease the quantity of adder and multiplier as compare to the conventional techniques since as the number of adder reduces the size is also going to be reduced. [4] Prabir Saha, et.al reported on a novel complex number multiplier design based on the methods of the ancient Indian Vedic Mathematics, highly suitable for high speed complex arithmetic circuits. [5] Rakshith T.R., et.al. proposed the Vedic multiplier using reversible logic with reduced TRLIC and reduced delay. [8] R. Anitha, et.al design a 32 bit MAC unit using Vedic multiplier and reversible logic gate.

### 3. Vedic Multiplication Using Urdhva-Tiryagbhyam Algorithm

Operation of Vedic multiplier depends upon the Vedic sutras which were reconstructed by Shree Bharati Krishna. Urdhva-tiryakbhyam is the multiplication sutra (algorithm) in Vedic mathematics. Urdhva means vertical. Tiryakbhyam means Crosswise. The multiplier is based on an algorithm Urdhva-tiryakbhyam (Vertical and Crosswise) of Vedic Mathematics. Urdhva-tiryakbhyam Sutra is a general multiplication formula applicable to all cases of multiplication. It accurately means vertically and crosswise. It is based on a novel concept through which the generation of all partial products can be done with the simultaneous addition of these partial products. The algorithm can be generalized for  $n \times n$  bit number. [1][3]

Unlike other multipliers with the increase in the number of bits of multiplicand and/or multiplier the time delay in calculation of the product does not increase proportionally. Because of this fact the time of calculation is independent of clock frequency of the processor. Hence one can limit the clock frequency to a low value. Figure 1 shows Urdhva-Tiryagbhyam algorithm for binary multiplication




Figure 1: Urdhva-Tiryagbhyam algorithm for binary multiplication

### 4. Reversible Logic

Conventional hardware computation results in energy dissipation due to data loss. The heat generated due to the loss of one bit of data is very minor at room temperature but when the amount of bits is more as in the case of high speed

computational works the heat dissipated by them will be so huge that it affects the performance and effects in the decrease of lifespan of the components. Reversible logic gate is an  $n$ -input  $n$ -output logic device with one-to-one mapping. This helps to decide the outputs from the inputs and also the inputs can be uniquely recovered from the outputs. The reversible gates used for implementation of multiplier are as follows-

#### A. Basic Reversible Logic Gates [7]

1) *Feynman gate*: Fig 2 shows a  $2 \times 2$  Feynman gate. The input vector is  $I (P, Q)$  and the output vector is  $O (L, M)$ . The outputs are defined by  $L=P$ ,  $M=P \oplus Q$ . Quantum cost of a Feynman gate is 1.




Figure 2: Feynman gate

2) *Peres gate*: The following figure 3 shows a  $3 \times 3$  Peres gate. The input vector is  $I (P, Q, R)$  and the output vector is  $O (L, M, N)$ . The output is defined by  $L = P$ ,  $M = P \oplus Q$  and  $N=PQ \oplus R$ . Quantum cost of a Peres gate is 4. In the proposed design Peres gate is used because of its lowest quantum cost.




Figure 3: Peres gate

3) *HNG gate*: Fig 4 shows a HNG Gate. The input vector is  $I (P, Q, R, S)$  and the output vector is  $O (L, M, N, O)$ . The full adder using HNG is obtained with  $R= Cin$  and  $S=0$ .




Figure 4: HNG gate


#### B. Features of reversible logic gates

A reversible logic circuit should have the following features-


- 1) Use minimum number of reversible gates.
- 2) Use minimum number of garbage outputs.
- 3) Use minimum constant inputs. [5]

### 5. Implementation of Vedic Multiplier Using Reversible Logic

An implementation of  $4 \times 4$  bit Vedic multiplier which uses the  $2 \times 2$  bit multiplier as a basic building block. So, here the sub modules are  $2 \times 2$  bit Vedic multipliers, 4 bit Ripple carry adders which are also designed using reversible logic gates.[5]




**Figure 5:** 2 X 2 UrdhvaTiryagbhyam Multiplier using reversible logic gate



**Figure 6:** Four bit ripple carry adder using HN gate

The Ripple carry adder is the simple adder used for addition of the 4 bits and reversible RCA adder is implemented with the help of HN gate. There are three RCA adders used for 4 bit multiplication. Fig. 7 below shows the block diagram of the 4 bit Vedic multiplier.[6]




**Figure 7:** Block diagram of 4x4 Bit Vedic multiplier

## 6. Result

### A. Simulation Result

Fig. 8 below shows the simulation result of the 4x4 bit reversible Vedic multiplier which uses the 2x2 bit Reversible Vedic multiplier and RCA adders in VHDL.



**Figure 8:** Simulation result of 4x4 bit reversible Vedic multiplier

## B. Result

Synthesis of the designed multiplier is done using Xilinx ISE 12.1. In this the delay, Memory requirement is calculated and power consumption measured using the Xpower analyzer tool in Xilinx ISE 12.1. Table below represents the results after synthesis was done.

**Table 1:** Time delay of array and vedic multiplier

Multiplier	Time delay in ns		Memory requirement in kilobytes	
	Array multiplier	Vedic Multiplier	Array multiplier	Vedic Multiplier
4x4 bit	18.222	16.482	244556	244876
8x8 bit	35.048	29.535	250308	249228
16x16 bit	70.184	56.667	300876	264972

**Table 2:** Power consumption of vedic multiplier using conventional logic and reversible logic

Multiplier	Time delay in ns	
	Vedic Multiplier using conventional logic	Vedic Multiplier using reversible logic
4x4 bit	66.61	65.84
8x8 bit	84.01	79.52
16x16 bit	392.22	322.15

## 7. Conclusion

From the results, we can say that Vedic Multiplier is efficient than Conventional Multiplier. As the number of bit increases from 8 x 8 bit to 16 x 16 bit, the timing delay significantly decreases for Vedic multiplier as compared to conventional multiplier. The time delay in Vedic multiplier for 16 x 16 bit number is 56.667 ns while the time delay for Conventional multiplier is 70.184 ns respectively. The memory required for 16 x 16 bit Vedic multiplier is 264972 kilobytes and Conventional multiplier required 300876 kilobytes. Thus Vedic multiplier shows the enhanced speed among the conventional multiplier and it also decreases the memory of the system.

The power consumption of vedic multiplier using reversible logic for 16 x 16 bit number is 322.15mW and using conventional logic is 392.22mW. Thus vedic multiplier using reversible logic shows reduced power consumption compare to vedic multiplier using conventional logic.

## 8. Acknowledgement

We would like to thank our parents and teachers who have always been a source of encouragement for us.

## References

- [1] Shamim Akhter, "VHDL implementation of fast NXN multiplier based on Vedic mathematic", IEEE, 472-475, 2007.
- [2] Honey Durga Tiwari, et.al. "Multiplier design based on ancient Indian Vedic Mathematics ", International SoC Design Conference, IEEE, 65-68, 2008.
- [3] Anvesh Kumar, Ashishraman, Dr.R.K.Sarin, Dr.Arun Khosla, "Small area Reconfigurable FFT Design by Vedic Mathematics", IEEE, 836-838, 2010.

- [4] Prabir Saha, et.al.” High Speed ASIC Design of Complex Multiplier Using Vedic Mathematics,” Proceeding of the 2011 IEEE Students Technology Symposium, 2011.
- [5] Rakshith T.R., et.al.”Design of high speed low power multiplier using reversible logic: A Vedic mathematical approach”, IEEE, International Conference on Circuits, Power and Computing Technologies, 775-781, 2013.
- [6] Rakshith Saligram, Rakshith T.R,“Optimized Reversible Vedic Multipliers for High Speed Low Power Operations”, IEEE, 809-814, 2013.
- [7] A. Shifana Parween, S. Murugeswari, “Design of High Speed, Area Efficient, Low power Vedic Multiplier using Reversible Logic Gate ”, International Journal of Emerging Technology and Advanced Engineering, Volume 4, Issue 2, February 2014.
- [8] R. Anitha, Neha Deshmukh, Sarat Kumar Sahoo, S. Prabhakar, Jacob Reglend,“A 32 BIT MAC Unit Design Using Vedic Multiplierand Reversible Logic Gate”, IEEE, 2015.
- [9] S.P.Pohokar, R.S.Sisal, K.M.Gaikwad, M.M.Patil, Rushikesh Borse “Design and Implementation of 16 x 16 MultiplierUsing Vedic Mathematics”, IEEE, 1174-1177, 2015.
- [10] Akanksha Kant, Shobha Sharma, “APPLICATIONS OF VEDIC MULTIPLIER DESIGNS -A REVIEW”, IEEE, 2015.

