ARM Advanced High-Performance Bus Complaint Inter Integrated Circuit
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 129 | Views: 281

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014 | Popularity: 6.3 / 10


     

ARM Advanced High-Performance Bus Complaint Inter Integrated Circuit

Prabhakar. K, Gowda. R. M. C.


Abstract: This paper implements is an novel approach to enable data transfer between two bus architectures, AHB and I2C which have different functionalities and characteristics. The coding for this module is designed in the Verilog HDL (IEEE Std 2001) and simulated in Model sim 10.1C. This module includes both design and verification phases. The Communication is done with AHB as Master and I2C as Slave, hence achieve error free data transfer between the two bus architectures. This implementation includes one Master and two Slaves. It can further extended to many Slaves. It can be used to read & write registers of the connected device, accessing low speed ADCs and DACs, controlling LED & LCD displays.


Keywords: AHB, I2C, wrapper, master, slave, wishbone core


Edition: Volume 3 Issue 7, July 2014


Pages: 2125 - 2128



Make Sure to Disable the Pop-Up Blocker of Web Browser


Text copied to Clipboard!
Prabhakar. K, Gowda. R. M. C., "ARM Advanced High-Performance Bus Complaint Inter Integrated Circuit", International Journal of Science and Research (IJSR), Volume 3 Issue 7, July 2014, pp. 2125-2128, https://www.ijsr.net/getabstract.php?paperid=201581, DOI: https://www.doi.org/10.21275/201581

Similar Articles

Downloads: 95

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 481 - 483

Communication of Multi Mobile-Robots Based On ZigBee Network

Taskeen Sultana, Zeenath

Share this Article

Downloads: 111

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1297 - 1302

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this Article

Downloads: 113

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 866 - 868

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this Article

Downloads: 114

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 2147 - 2152

Multi-Processor Based Intelligent Industrial Monitoring and Control System Based on μCOS-II and Wireless Sensor Networks

Tinotenda Zwavashe, Dr. D. Vasumathi

Share this Article

Downloads: 118

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1475 - 1478

New Design for Obtain Fault Tolerant Logic Gate Using Quantum-Dot Cellular Automata

Punam Prabhakar Bhalerao, Sameena Zafar

Share this Article
Top