Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Abstract: The computer or any devices use the concept of parallelism for speedup of system operations. The one of parallelism technique is pipelining concept. Many devices using the pipelining for increase speed and throughput. The overall pipeline stage can be subdivided into stages such as fetch, decode, execute, store. In this paper the design and simulation of four stage pipeline can be done separately using the Xilinx ISE and Modelsim simulator. It shows how the each stage of pipeline performs the operations.

Keywords: instruction, pipeline, speed of operation, processor cycle

How to Cite?: Rakesh M. R, "Design and Simulation of Four Stage Pipelining Architecture Using the Verilog", Volume 3 Issue 3, March 2014, International Journal of Science and Research (IJSR), Pages: 108-112, https://www.ijsr.net/getabstract.php?paperid=20131078, DOI: https://dx.doi.org/10.21275/20131078